Predictable performance in SMT processors

2004 Computing Frontiers Conference

Volumn , Issue , 2004, Pages 433-443

  Cazorla, Francisco J ^a   Fernández, Enrique ^b   Knijnenburg, Peter M W ^c   Ramirez, Alex ^a   Sakellariou, Rizos ^d   Valero, Mateo ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b UNIVERSITY OF LAS PALMAS DE GRAN CANARIA   (Spain)

^c LEIDEN UNIVERSITY   (Netherlands)

^d UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

ILP; Multithreading; Operating Systems; Performance Predictability; Real Time; SMT; Thread level parallelism

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SYSTEMS; PROGRAM PROCESSORS; QUALITY OF SERVICE; REAL TIME SYSTEMS; RESOURCE ALLOCATION; SURFACE MOUNT TECHNOLOGY;

FLUSHING THREADS; PERFORMANCE PREDICTABILITY; PROCESSOR RESOURCES; SUPERSCALAR PROCESSORS; THREAD-LEVEL PARALLELISM;

COMPUTER SOFTWARE;

EID: 4143087192     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/977091.977152     Document Type: Conference Paper

References (25)

1. D. Alpert. Will microprocessors become simpler? Microprocessor Report, Nov. 2003.
2. J. Burns and J.-L. Gaudiot. Quantifying the SMT layout overhead- does SMT pull its weight? Proceedings of the 6th Intl. Conference on High Performance Computer Architecture, pages 109-120, Jan. 2000.
3. J. Burns and J.-L. Gaudiot. SMT layout overhead and scalability. IEEE Transactions on Parallel and Distributed Systems, 13(1):142-155, Feb. 2002.
4. F. J. Cazorla, E. Fernandez, A. Ramirez, and M. Valero. Improving memory latency aware fetch policies for SMT processors. Proceedings of the 5th International Symposium on High Performance Computing, Oct. 2003.
5. D. Chiou, P. Jain, S. Devadas, and L. Rudolph. Dynamic cache partitioning via columnization. Proceedings of Design Automation Conference, June 2000.
6. G. K. Dorai and D. Yeung. Transparent threads: Resource sharing in smt processors for high single-thread performance. Proceedings of the 11th Intl. Conference on Parallel Architectures and Compilation Techniques, pages 30-41, Sept. 2002.
7. A. El-Moursy and D. Albonesi. Front-end policies for improved issue efficiency in SMT processors. Proceedings of the 9th Intl. Conference on High Performance Computer Architecture, Feb. 2003.
8. P. N. Glaskowsky. IBM previews Power5. Microprocessor Report, Sept. 2003.
9. M. Gulati and N. Bagherzadeh. Performance study of a multithreaded superscalar microprocessor. Proceedings of the end Intl. Conference on High Performance Computer Architecture, pages 291-301, Feb. 1996.
10. S. Hily and A. Seznec. Contention on 2nd level cache may limit the effectiveness of simultaneous multithreading. Technical Report 1086, IRISA, Feb. 1997.
11. H. Hirata, K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T. Nishizawa. An elementary processor architecture with simultaneous instruction issuing from multiple threads. Proceedings of the 19th Annual Intl. Symposium on Computer Architecture, pages 136-145, May 1992.
12. R. Jain, C. Hughes, and S. Adve. Soft real-time scheduling on simultaneous multithreaded processors. Proceedings of the 5th International Symposium on Real-Time Systems Symposium, pages 134-145, Dec. 2002.
13. R. Kalla, B. Sinharoy, and J. Tendler. SMT implementation in POWER 5. Hot Chips, 15, Aug. 2003.
14. P. Knijnenburg, A. Ramirez, J. Larriba, and M. Valero. Branch classification for SMT fetch gating. Proceedings of the 6th Workshop on Multithreaded Execution, Architecture, and Compilation, pages 49-56, 2002.
15. C. Limousin, J. Sebot, A. Vartanian, and N. Drach-Temam. Improving 3D geometry transformations on a simultaneous multithreaded SIMD processor. Proceedings of the 15th Intl. Conference on Supercomputing, pages 236-245, May 2001.
16. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. Proceedings of the International Symposium on Performance Analysis of Systems and Software, pages 164-171, Nov. 2001.
17. D. T. Marr, F. Binns, D. Hill, G. Hinton, D. Koufaty, J. A. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, 6(1), Feb. 2002.
18. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. Proceedings of the 10th Intl. Conference on Parallel Architectures and Compilation Techniques, Sept. 2001.
19. R. Shin, S.-W. Lee, and J. L. Gaudiot. Dynamic scheduling issues in smt architectures. Proceedings of the International Parallel and Distributed Processing Symposium, Apr. 2003.
20. A. Snavely, D. Tullsen, and G. Voelker. Symbiotic job scheduling with priorities for a simultaneous multithreaded processor. Proceedings of the 9th Intl. Conference on Architectural Support for Programming Languages and Operating Systems, pages 234-244, Nov. 2000.
21. D. Tullsen and J. Brown. Handling long-latency loads in a simultaneous multithreaded processor. Proceedings of the 34th Annual ACM/IEEE Intl. Symposium on Microarchitecture, Dec. 2001.
22. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. Proceedings of the 23th Annual Intl. Symposium on Computer Architecture, pages 191-202, Apr. 1996.
23. D. Tullsen, S. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. Proceedings of the 22th Annual Intl. Symposium on Computer Architecture, 1995.
24. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling. Proceedings of the 30th Annual Intl. Symposium on Computer Architecture, pages 84-97, June 2003.
25. W. Yamamoto and M. Nemirovsky. Increasing superscalar performance through multistreaming. Proceedings of the 4th Intl. Conference on Parallel Architectures and Compilation Techniques, pages 49-58, June 1995.