|
Volumn , Issue , 1996, Pages 291-301
|
Performance study of a multithreaded superscalar microprocessor
a a
a
NexGen
(United States)
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BUFFER STORAGE;
COMPUTER ARCHITECTURE;
COMPUTER HARDWARE;
COMPUTER OPERATING SYSTEMS;
COMPUTER SIMULATION;
PARALLEL PROCESSING SYSTEMS;
PERFORMANCE;
REDUCED INSTRUCTION SET COMPUTING;
SCHEDULING;
STANDARDS;
BENCHMARKS;
CACHE PERFORMANCE;
FLOATING POINT COMPUTATIONS;
FUNCTIONAL UNIT UTILIZATION;
INSTRUCTION LEVEL PARALLELISM;
INSTRUCTION SCHEDULING;
MULTITHREADING;
SUPERSCALAR MICROPROCESSOR;
WORKLOAD;
MICROCOMPUTERS;
|
EID: 0029721650
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (31)
|
References (13)
|