메뉴 건너뛰기




Volumn , Issue , 2000, Pages 109-120

Quantifying the SMT layout overhead - Does SMT pull its weight?

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER SIMULATION; ELECTRIC NETWORK ANALYSIS; INTEGRATED CIRCUIT LAYOUT; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; REDUCED INSTRUCTION SET COMPUTING; SEMICONDUCTING SILICON; TRANSISTORS;

EID: 0034581565     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (11)

References (21)
  • 1
    • 0003496786 scopus 로고    scopus 로고
    • The SimpleScalar architectural research tool set, version 2.0
    • University of Wisconsin-Madison Technical Report 1342, June
    • (1997)
    • Austin, T.1
  • 6
    • 4244126526 scopus 로고    scopus 로고
    • Branch prediction and simultaneous multithreading
    • Internal publication 997, IRISA, March
    • (1996)
    • Hily, S.1    Seznec, A.2
  • 18
    • 0008595784 scopus 로고    scopus 로고
    • MIPS R10000 microprocessor product overview
    • SGI


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.