|
Volumn , Issue , 2000, Pages 109-120
|
Quantifying the SMT layout overhead - Does SMT pull its weight?
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CACHE MEMORY;
COMPUTER SIMULATION;
ELECTRIC NETWORK ANALYSIS;
INTEGRATED CIRCUIT LAYOUT;
INTERCONNECTION NETWORKS;
MICROPROCESSOR CHIPS;
REDUCED INSTRUCTION SET COMPUTING;
SEMICONDUCTING SILICON;
TRANSISTORS;
INSTRUCTION SET ARCHITECTURE;
MICROARCHITECTURE;
SIMULTANEOUS MULTITHREADING;
PIPELINE PROCESSING SYSTEMS;
|
EID: 0034581565
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (11)
|
References (21)
|