Dynamic scheduling issues in SMT architectures

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages

  Shin, Chulho ^a   Lee, Seong Won ^b   Gaudiot, Jean Luc ^c  

^a SAMSUNG Electronics   (South Korea)

^b University of Southern California   (United States)

^c Irvine   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED PARAMETER NETWORKS; MULTITASKING; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SCHEDULING;

ADAPTIVE DYNAMIC THREAD SCHEDULING; DYNAMIC SCHEDULING; HARDWARE AND SOFTWARE; NUMBER OF THREADS; PROCESSOR UTILIZATION; SHARED RESOURCES; SIMULTANEOUS MULTI-THREADING; THREAD SCHEDULING;

MEMORY ARCHITECTURE;

EID: 84947209298     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213179     Document Type: Conference Paper

References (22)

1. T. Austin. The SimpleScalar Architectural Research Tool Set, Version 2. 0. Technical Report 1342, University ofWisconsin-Madison, June 1997.
2. J. Burns and J.-L. Gaudiot. Exploring the SMT Fetch Bottleneck. In Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC99), Orlando, Florida, January 1999.
3. R. Chappell, J. Stark, S. Kim, S. Reinhardt, and Y. Patt. Simultaneous Subordinate Microthreading (SSMT). In Proceedings of the 26th Annual International Symposium on Computer Architecture, pages 186-195, May 1999.
4. S. Eggers, J. Emer, H. Levy, J. Lo, R. Stamm, and D. Tullsen. Simultaneous Multithreading: A Platform for Next-Generation Processors. IEEE Micro, pages 12-18, September/October 1997.
5. M. Gulati and N. Bagherzadeh. Performance Study of a Multithreaded Superscalar Microprocessor. In Proceedings of the 2nd International Symposium on High Performance Computer Architecture, pages 291-301, Feburary 1996.
6. L. Gwenlapp. Dansoft Develops VLIWDesign. Microprocessor Report, 11(2):18-22, Feburary 1997.
7. J. Henning. SPEC CPU2000: Measuring CPU Performance in the New Millennium. IEEE Computer, 33(7):28-35, July 2000.
8. H. Hirata, K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T. Nishizawa. An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threadds. In Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 136-145, May 1992.
9. S. Lee and J.-L. Gaudiot. ALPSS: Architectural Level Power Simulator for Simultaneous Multithreading, Version 1. 0. Technical Report TR-02-04, University of Southern California, April 2002.
10. J. Lo, S. Eggers, J. Emer, H. Levy, R. Stamm, and D. Tullsen. Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading. ACM Transactions on Computer Systems, pages 322-354, August 1997.
11. C. Luk. Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 40-51, June 2001.
12. M. McCormick, J. Ledlie, and O. Zaki. Adaptively Scheduling Processes on a Simultaneous Multithreading Processor. Technical report, University of Wisconsin-Madison, 2000.
13. S. Parekh, S. Eggers, H. Levy, and J. Lo. Thread-Sensitive Scheduling for SMT Processors. Technical report, University of Washington, 2000.
14. A. Roth and G. Sohi. Speculative Data-Driven Multithreading. In Proceedings of the 7th International Symposium on High Performance Computer Architecture, pages 37-48, Monterrey, Mexico, January 2001.
15. C. Shin, S. Lee, and J.-L. Gaudiot. The Need for Adaptive Dynamic Thread Scheduling in Simultaneous Multithreading. In Proceedings of the 1st Workshop on Hardware/Software Support for Parallel and Distributed Scientific and Engineering Computing (SPDSEC-02) in conjunction with the 11th International Conference on Parallel Architectures and Compilation Techniques (PACT-02), September 2002.
16. U. Sigmund and T. Ungerer. Evaluating a Multithreaded Superscalar Microprocessor versus a Multiprocessor Chip. In Proc. of the 4 th PASA Workshop-Parallel Systems and Algorithms, pages 147-159, April 1996.
17. A. Snavely and D. Tullsen. Symbiotic Jobscheduling for a Simultaneous Multithreading Architecture. In Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 234-244, Cambridge, Massachussets, November 2000.
18. Y. Song and M. Dubois. Assisted Execution. Technical Report Technical Report CENG 98-25, University of Southern California, 1998.
19. G. E. Suh, S. Devadas, and L. Rudolph. A New Memory Monitoring Scheme for Memory-Aware Scheduling. In Proceedings of the High Performance Computer Architecture (HPCA'02) Conference, Feburary 2002.
20. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In Proceedings of the 23rd Annual International Symposium on Computer Architecture, pages 191-202, May 1996.
21. D. Tullsen, S. Eggers, and H. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 392-403, June 1995.
22. H. Wang, P. Wang, R. Weldon, and et. al. Speculative Precomputation: Exploring the Use of Multithreading for Latency. Intel Technology Journal, 6(1), Feburary 2002.