SimpleFit: A framework for analyzing design trade-offs in raw architectures

IEEE Transactions on Parallel and Distributed Systems

Volumn 12, Issue 7, 2001, Pages 730-742

  Moritz, Csaba Andras ^a   Yeung, Donald ^b   Agarwal, Anant ^c  

^a University of Massachusetts   (United States)

^b UNIVERSITY OF MARYLAND   (United States)

^c MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Architecture; Microprocessors; Modeling; Multiprocessors

Indexed keywords

BANDWIDTH; COMMUNICATION SYSTEMS; COMPUTER SOFTWARE; COST EFFECTIVENESS; INTERCONNECTION NETWORKS; VLSI CIRCUITS;

RAW MICROPROCESSORS;

MICROPROCESSOR CHIPS;

EID: 0035390878     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.940747     Document Type: Article

References (29)

1. Baring it all to software: Raw machines
2. LogP: Towards a realistic model of parallel computation
3. LogGP: Incorporating long messages into the LogP model
4. Logic emulation with virtual wires
5. An area model for on-chip memories and its application
6. LoPC:Modeling contention in parallel algorithms
7. LoGPC: Modeling network contention in message-passing programs
8. Wattch: A framework for architectural-level power analysis and optimizations
9. LogGP: Incorporating long messages into the LogP model
10. The design of the caltech mosaic C multicomputer
11. The RDT router chip: A versatile router for supporting shared memory
12. The J-machine network
13. A family of routing and communication chips based on the mosaic
14. Memory requirements for balanced computer architectures
15. Architectural tradeoffs in parallel computer design
16. Architecture of a message-driven processor
17. The Torus routing chip
18. The MIT alewife machine: A large-scale distributed-memory multiprocessor
19. The J-machine: A fine-grain concurrent computer
20. Organization of the motorola 88110 superscalar RISC microprocessor
21. National unveils superscalar RISC processor
22. A 200 Mhz 64b dual-issue microprocessor