Pragmatic integrated scheduling for clustered VLIW architectures

Software - Practice and Experience

Volumn 38, Issue 3, 2008, Pages 227-257

  Nagpal, Rahul ^a   Srikant, Y N ^a  

^a INDIAN INSTITUTE OF SCIENCE   (India)

Author keywords

Cluster scheduling; Clustered VLIW architectures; Scheduling

Indexed keywords

CLUSTER ANALYSIS; COMPUTER SIMULATION; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; GRAPH THEORY; MATHEMATICAL MODELS;

CLUSTER SCHEDULING; CLUSTERED ARCHITECTURE; CLUSTERED VLIW ARCHITECTURES;

SCHEDULING;

EID: 40749087220     PISSN: 00380644     EISSN: 1097024X     Source Type: Journal    
DOI: 10.1002/spe.826     Document Type: Article

References (30)

1. Ramakrishna Rau B, Fisher JA. Instruction-level parallel processing: History, overview, and perspective. Journal of Supercomputing 1993; 7(1-2):9-50.
2. Johnson W. Superscalar Microprocessor Design. Prentice-Hall: Englewood Cliffs, NJ, 1991.
3. Fisher JA. Very long instruction word architectures and the ELI-512. 25 years of the International Symposia on Computer Architecture (selected papers). ACM Press: New York, 1998; 263-273.
4. Palacharla S, Jouppi NP, Smith JE. Complexity-effective superscalar processors. Proceedings of the 24th International Symposium on Computer Architecture. ACM Press: New York, 1997; 206-218.
5. Matzke D. Will physical scalability sabotage performance gains. IEEE Computer 1997; 30(9):37-39.
6. Ho R, Mai K, Horowitz M. The future of wires. Proceedings of the IEEE 2001; 89(4):490-504.
7. Capitanio A, Dutt N, Nicolau A. Partitioned register files for VLIWs: A preliminary analysis of tradeoffs. Proceedings of the 25th International Symposium on Microarchitecture. IEEE Computer Society Press: Los Alamitos, CA, 1992; 292-300.
8. Farkas KI, Chow P, Jouppi NP, Vranesic Z. The multicluster architecture: Reducing cycle time through partitioning. Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture. IEEE Computer Society: Los Alamitos, CA, 1997; 149-159.
9. Faraboschi P, Brown G, Fisher JA, Desoli G. Clustered instruction-level parallel processors. Technical Report, Hewlett-Packard, 1998.
10. Terechko A, Le Thenaff E, Garg M, van Eijndhoven J, Corporaal H. Inter-cluster communication models for clustered VLIW processors. Proceedings of Symposium on High Performance Computer Architectures, February 2003. IEEE Computer Society Press: Los Alamitos, CA, 2003.
11. Texas Instruments Inc. Tms320c6000: A high performance dsp platform. http://www.ti.com/sc/docs/products/dsp/ [August 2003].
12. Faraboschi P, Brown G, Fisher JA, Desoli G, Homewood F. Lx: A technology platform for customizable VLIW embedded processing. Proceedings of the 27th annual International Symposium on Computer Architecture. ACM Press: New York, 2000; 203-213.
13. Fridman J, Greefield Z. The tigersharc DSP architecture. IEEE Micro 2000; 20(1):66-76.
14. Pechanek GG, Vassiliadis S. The manarray embedded processor architecture. Proceedings of the 26th Euromicro Conference. IEEE Computer Society Press: Los Alamitos, CA, 2000; 348-355.
15. Nagpal R, Srikant YN. Pragmatic integrated scheduling for clustered VLIW architectures. Technical Report, Department of CSA, Indian Institute of Science, 2007. Available at: http://www.archive.csa.iisc.ernet.in/TR [August 2003].
16. Lapinskii VS, Jacome MF, De Veciana GA. Cluster assignment for high-performance embedded VLIW processors. ACM Transactions on Design Automation of Electronic Systems 2002; 7(3):430-454.
17. Ozer E, Banerjia S, Conte TM. Unified assign and schedule: A new approach to scheduling for clustered register file microarchitectures. Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture. IEEE Computer Society Press: Los Alamitos, CA, 1998; 308-315.
18. SUIF Compiler System. http://suif.stanford.edu/ [March 2007].
19. MACHINE SUIF. http://www.eecs.harvard.edu/hube/software/software.html [August 2003].
20. Lee W, Puppin D, Swenson S, Amarasinghe S. Convergent scheduling. Proceedings of the 35th Annual ACM/IEEE International Symposium on Microarchitecture. IEEE Computer Society Press: Los Alamitos, CA, 2002; 111-122.
21. Seshan N. High VelociTI processing. IEEE Signal Processing Magazine 1998; 15(2).
22. Leupers R. Instruction scheduling for clustered VLIW DSPs. Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, Philadelphia, PA, October 2000. IEEE Computer Society Press: Los Alamitos, CA, 2000.
23. Kailas K, Agrawala A, Ebcioglu K. CARS: A new code generation framework for clustered ILP processors. Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA'01), January 2001. IEEE Computer Society Press: Los Alamitos, CA, 2001.
24. Zalamea J, Llosa J, Ayguade E, Valero M. Modulo scheduling with integrated register spilling for clustered VLIW architectures. Proceedings of the 34th Annual International Symposium on Microarchitecture, December 2001. IEEE Computer Society Press: Los Alamitos, CA, 2001; 160-169.
25. CPLEX, Using the CPLEX callable library Ver3, 1995. http://www.ilog.com/ products/cplex/ [August 2003].
26. Texas Instruments Inc. TMS320C6000 CPU and Instruction Set reference Guide, 1998. http://www.ti.com/sc/docs/products/dsp/ [August 2003].
27. Srikant YN. Shankar P (eds.). The Compiler Design Handbook: Optimizations and Machine Code Generation. CRC Press: Boca Raton, FL, 2002.
28. Qin W, Malik S. Architecture description languages for retargetable compilation. The Compiler Design Handbook: Optimizations and Machine Code Generation. CRC Press: Boca Raton, FL, 2002; 535-564.
29. Chow FC, Hennessy JL. The priority-based coloring approach to register allocation. ACM Transactions on Programming Languages and Systems 1990; 12(4):501-536.
30. Lee C, Potkonjak M, Mangione-Smith WH. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture. IEEE Computer Society: Los Alamitos, CA, 1997; 330-335.