Low-power instruction bus encoding for embedded processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 12, Issue 8, 2004, Pages 812-826

  Petrov, Peter ^a   Orailoglu, Alex ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BENCHMARKING; COMPUTER HARDWARE; ENERGY DISSIPATION; FIELD PROGRAMMABLE GATE ARRAYS; OPTIMIZATION; SILICON;

CROSS-COUPLING TRANSITIONS; POWER REDUCTIONS; SYSTEM-ON-A-CHIP (SOC); WIRELESS DEVICES;

EMBEDDED SYSTEMS;

EID: 4043167721     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2004.831468     Document Type: Article

References (22)

1. P. Petrov and A. Orailoglu, "Performance and power effectiveness in embedded processors - customizable partitioned caches," IEEE Trans. Computer-Aided Design, vol. 20, pp. 1309-1318, Nov. 2001.
2. _, "Low-power data memory communication for application-specific embedded processors," in Proc. IEEE Int. Symp. System Synthesis, Oct. 2002, pp. 219-224.
3. _, "Power efficient embedded processor IP's through application-specific tag compression in data caches," Des. Arid Test Automation Eur., pp. 1065-1071, Mar. 2002.
4. H. Lekatsas, J. Henkel, and W. Wolf, "Code compression for low power embedded system design," in Proc. IEEE Design Automation. Conf., June 2000, pp. 294-299.
5. L. Benini, A. Macii, E. Macii, and M. Poncino, "Selective instruction compression for memory energy reduction in embedded systems," in Proc. IEEE Int. Symp. Low-Power Electronics and Design, Aug. 1999, pp. 206-211.
6. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O," IEEE Trans. VLSI Syst., vol. 3, pp. 49-58, Mar. 1995.
7. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems," in Proc. IEEE 7th Great Lakes Symp. VLSI, Mar. 1997, pp. 77-82.
8. Y. Aghaghiri, F. Fallah, and M. Pedram, "Irredundant address bus encoding for low-power," in Proc. IEEE Int. Symp. Low-Power Electronics and Design, Aug. 2001, pp. 182-187.
9. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data busses," IEEE Trans. VLSI Syst., vol. 7, pp. 212-221, June 1999.
10. E. Musoll, T. Lang, and J. Cortadella, "Working-zone encoding for reducing the energy in microprocessor address buses," IEEE Trans. VLSI Syst., vol. 6, pp. 568-572, Dec. 1998.
11. M. Mamidipaka, D. Hirschberg, and N. Dutt, "Low power address encoding using self-organizing list?," in Proc. IEEE Int. Symp. Low-Power Electronics and Design, Aug. 2001, pp. 188-193.
12. Y. Zhang, J. Lach, K. Skadron, and M. R. Stan, "Odd/even bus invert with two-phase transfer for busses with coupling," in Proc. IEEE Int. Symp. Low-Power Electronics and Design, 2002, pp. 754-757.
13. Y. Shin, S. Chae, and K. Choi, "Partial bus-invert coding for power optimization of application-specific systems," IEEE Trans. VLSI Syst., vol. 9, pp. 377-383, Apr. 2001.
14. R. Lin and C. Tsai, "Theoretical analysis of bus-invert coding," IEEE Trans. VLSI Syst., vol. 10, pp. 929-934, Dec. 2002.
15. Y. Shin and Y. Chang, "Narrow bus encoding for low-power DSP systems," IEEE Trans. VLSI Syst., vol. 9, pp. 656-660, Oct. 2001.
16. C. N. Taylor, S. Dey, and Y. Zhao, "Modeling and minimization of interconnect energy dissipation in nanometer technologies," in Proc. IEEE Design Automation Conf., 2001, pp. 754-757.
17. P. P. Sotiriadis and A. Chandrakasan, "Low-power bus coding techniques considering inter-wire capacitance," in Proc. IEEE Custom Integrated Circuits Conf., 2000, pp. 507-510.
18. K.-W. Kim, K.-H. Baek, N. Shanbhag, C. L. Liu, and S.-M. Kang, "Coupling-driven signal encoding scheme for low-power interface design," in Proc. IEEE Int. Conf. CAD, Nov. 2000, pp. 318-321.
19. L. Benini, G. De Micheli, A. Macii, E. Macii, and M. Poncino, "Reducing power consumption of dedicated processors through instruction set encoding," in Proc. IEEE 8th Great Lakes Symp VLSI, Feb. 1998, pp. 8-12.
20. O. Coudert, "On solving covering problems," in Proc. IEEE DAC, June 1996, pp. 197-202.
21. P. Shivakumar and N. Jouppi, "CACTI 3.0: An integrated cache timing, power and area model," Western Research Lab., 2001.
22. T. Austin, E. Larson, and D. Ernst, "SimpleScalar: an infrastructure for computer system modeling," IEEE Computer, vol. 35, pp. 59-67, Feb. 2002.