Power efficient embedded processor IPs through application-specific tag compression in data caches

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 1065-1071

  Petrov, Peter ^a   Orailoglu, Alex ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED APPLICATION; EMBEDDED PROCESSORS; ENERGY REDUCTION; HARDWARE SUPPORTS; OPTIMAL COMPRESSION SCHEMES; POWER MINIMIZATION; PROCESSOR CYCLE TIME; VLSI IMPLEMENTATION;

ENERGY DISSIPATION; EXHIBITIONS;

CACHE MEMORY;

EID: 27944509723     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998434     Document Type: Conference Paper

References (15)

1. J. Montanaro et al., "A 160Mhz, 32b 0.5W CMOS RISC Microprocessor", in IEEE ISCC Digest of Technical Papers, pp. 214-229, February 1996.
2. M. B. Kamble and K. Ghose, "Analytical energy dissipation models for low-power caches", in ISLPED, pp. 143-148, August 1997.
3. K. Ghose and M. B. Kamble, "Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation", in ISLPED, pp. 70-75, August 1999.
4. S.Manne, A. Klauser and D. Grunwald, "Pipeline gating: speculation control for energy reduction", in 25th ISCA, pp. 132-141, June 1998.
5. N. Bellas, I. Hajj and C. Polychronopoulos, "Using dynamic cache management techniques to reduce energy in a high-performance processor", in ISLPED, pp. 64-69, August 1999.
6. J. Kin, M. Gupta and W. H. Mangione-Smith, "The filter cache: an energy efficient memory structure", in 30th MICRO, pp. 184-193, April 1997.
7. P. R. Panda and N. D. Dutt, "Low-power memory mapping through reducing address bus activity", IEEE Transactions on VLSI Systems, vol. 7, pp. 309-320, 1999.
8. D. H. Albonesi, "Selective Cache Ways: On-Demand Cache Resource Allocation", in 32nd MICRO, pp. 248-259, November 1999.
9. T. Simunic, L. Benini, A. Acquavia, P. Glynn and G. De Micheli, "Dynamic voltage scaling and power management for portable systems", in 38th DAC, pp. 524-529, June 2001.
10. L. Villa, M. Zhang and K. Asanovic, "Dynamic zero compression for cache energy reduction", in 33rd MICRO, pp. 214-220, December 2000.
11. N. Vijaykrishnan, M. Kandemir, M. J. Irwin, H. S. Kim and W. Ye, "Energy-driven integrated hardware-software optimizations using SimplePower", in 27th ISCA, pp. 95-106, June 2000.
12. C. Lee, M. Potkonjak and W. H. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems", in 30th MICRO, pp. 330-335, December 1997.
13. S. Nakamura, Applied Numerical Methods with Software, Prentice-Hall, Englewood Cliffs, N.J., 1991.
14. D. Burger and T. M. Austin, "The SimpleScalar Tool Set, Version 2.0", Technical Report 1342, University of Wisconsin-Madison, CS Department, June 1997.
15. G. Reinman and N. Jouppi, "An Integrated Cache Timing and Power Model", Technical report, Western Research Lab, 1999.