Low-power data memory communication for application-specific embedded processors

Proceedings of the International Symposium on System Synthesis

Volumn , Issue , 2002, Pages 219-224

  Petrov, Peter ^a   Orailoglu, Alex ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DATA COMMUNICATION SYSTEMS; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; POWER CONTROL; TELECOMMUNICATION LINKS;

APPLICATION-SPECIFIC EMBEDDED PROCESSORS; DATA MEMORY COMMUNICATION; POWER REDUCTION;

DATA STORAGE EQUIPMENT;

EID: 0036949102     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/581244.581248     Document Type: Conference Paper

References (13)

1. P. Petrov and A. Orailoglu, "Performance and power effectiveness in embedded processors - Customizable Partitioned Caches", IEEE TCAD, vol. 20, n. 11, pp. 1309-1318, November 2001.
2. S. Ramprasad and N. R. Shanbhag, "A coding framework for low-power address and data busses", IEEE TVLSI, vol. 7, pp. 212-221, June 1999.
3. M. B. Kamble and K. Ghose, "Analytical energy dissipation models for low-power caches", in ISLPED, pp. 143-148, August 1997.
4. K. Ghose and M. B. Kamble, "Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation", in ISLPED, pp. 70-75, August 1999.
5. N. Bellas, I. Hajj and C. Polychronopoulos, "Using dynamic cache management techniques to reduce energy in a high-performance processor", in ISLPED, pp. 64-69, August 1999.
6. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O", IEEE TVLSI, vol. 3, pp. 49-58, March 1995.
7. L. Benini et al., "Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems", in 7th GLSVLSI, pp. 77-82, March 1997.
8. Y. Aghaghiri, F. Fallah and M. Pedram, "Irredundant address bus encoding for low-power", in ISLPED, pp. 182-187, August 2001.
9. M. Mamidipaka, D. Hirschberg and N. Dutt, "Low power address encoding using self-organizing lists", in ISLPED, pp. 188-193, August 2001.
10. M. S. Lam, E. E. Rothberg and M. E. Wolf, "The Cache Performance and Optimizations of Blocked Algorithms", in 4th ASPLOS, pp. 63-74, April 1991.
11. M. E. Wolf and M. S. Lam, "A Data Locality Optimizing Algorithm", in PLDI, pp. 30-44, June 1991.
12. S. Nakamura, Applied Numerical Methods with Software, Prentice-Hall, Englewood Cliffs, N.J., 1991.
13. C. Lee, M. Potkonjak and W. H. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems", in 30th MICRO, pp. 330-335, December 1997.