-
2
-
-
0030650199
-
An Object Code Compression Approach to Embedded Processors
-
Y. Yoshida B.-Y. Song H. Okuhata T. Onoye An Object Code Compression Approach to Embedded Processors Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED) 265 268 Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED) 1997-August
-
(1997)
, pp. 265-268
-
-
Yoshida, Y.1
Song, B.-Y.2
Okuhata, H.3
Onoye, T.4
-
3
-
-
0026989701
-
Executing Compressed Programs on an Embedded RISC Architecture
-
OR
-
A. Wolfe A. Chanin Executing Compressed Programs on an Embedded RISC Architecture Proc. 25th Ann. International Symposium on Microarchitecture 81 91 Proc. 25th Ann. International Symposium on Microarchitecture Portland OR 1992-December
-
(1992)
, pp. 81-91
-
-
Wolfe, A.1
Chanin, A.2
-
4
-
-
0031374419
-
Code Density Using Compression Techniques
-
C. Lefurgy P. Bird I. Cheng T. Mudge Code Density Using Compression Techniques Proc. of the 30th Annual International Symposium on MicroArchitecture 194 203 Proc. of the 30th Annual International Symposium on MicroArchitecture 1997-December
-
(1997)
, pp. 194-203
-
-
Lefurgy, C.1
Bird, P.2
Cheng, I.3
Mudge, T.4
-
5
-
-
85177127761
-
Random Access Decompression using Binary Arithmetic Coding
-
H. Lekatsas W. Wolf Random Access Decompression using Binary Arithmetic Coding Proceedings of the 1999 IEEE Data Compression Conference Proceedings of the 1999 IEEE Data Compression Conference 1999-March
-
(1999)
-
-
Lekatsas, H.1
Wolf, W.2
-
7
-
-
85082583847
-
Code Density Optimization for Embedded DSP Processors Using Data Compression Techniques
-
S. Y. Liao S. Devadas K. Keutzer Code Density Optimization for Embedded DSP Processors Using Data Compression Techniques Proceedings of the 1995 Chapel Hill Conference on Advanced Research in VLSI 393 399 Proceedings of the 1995 Chapel Hill Conference on Advanced Research in VLSI 1995
-
(1995)
, pp. 393-399
-
-
Liao, S.Y.1
Devadas, S.2
Keutzer, K.3
-
8
-
-
0033359508
-
Selective Instruction Compression for Memory Energy Reduction in Embedded Systems
-
L. Benini A. Macii E. Macii M. Poncino Selective Instruction Compression for Memory Energy Reduction in Embedded Systems IEEE/ACM Proc. of International Symposium on Low Power Electronics and Design (ISLPED'99) 206 211 IEEE/ACM Proc. of International Symposium on Low Power Electronics and Design (ISLPED'99) 1999
-
(1999)
, pp. 206-211
-
-
Benini, L.1
Macii, A.2
Macii, E.3
Poncino, M.4
-
9
-
-
0030652733
-
Profile-Driven Program Synthesis for Evaluation of System Power Dissipation
-
C..T. Hsieh M. Pedram G. Mehta F. Rastgar Profile-Driven Program Synthesis for Evaluation of System Power Dissipation IEEE Proc. of 34th. Design Automation Conference (DAC97) 576 581 IEEE Proc. of 34th. Design Automation Conference (DAC97) 1997
-
(1997)
, pp. 576-581
-
-
Hsieh, C..T.1
Pedram, M.2
Mehta, G.3
Rastgar, F.4
-
10
-
-
85177140294
-
-
Princeton University
-
V. Tiwari Logic and system design for low power consumption Nov. 1996 Princeton University
-
(1996)
-
-
Tiwari, V.1
-
11
-
-
0033365307
-
M Pedram, Stochastic Modeling of a Power-Managed System: Construction and Optimization
-
Q. Qiu Q. Wu M Pedram, Stochastic Modeling of a Power-Managed System: Construction and Optimization IEEE/ACM Proc. of International Symposium on Low Power Electronics and Design (ISLPED'99) 194 199 IEEE/ACM Proc. of International Symposium on Low Power Electronics and Design (ISLPED'99) 1999
-
(1999)
, pp. 194-199
-
-
Qiu, Q.1
Wu, Q.2
-
12
-
-
0031634246
-
A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems
-
Y. Li J. Henkel A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems IEEE Proc. of 35th. Design Automation Conference (DAC98) 188 193 IEEE Proc. of 35th. Design Automation Conference (DAC98) 1998
-
(1998)
, pp. 188-193
-
-
Li, Y.1
Henkel, J.2
-
13
-
-
85177107562
-
Power Estimation for Architectural Explorations of HW/SW Communication on System—Level Buses
-
W. Fornaciari D. Sciuto C. Silvano Power Estimation for Architectural Explorations of HW/SW Communication on System—Level Buses HW/SW Codesign Workshop HW/SW Codesign Workshop Rome 1999-May
-
(1999)
-
-
Fornaciari, W.1
Sciuto, D.2
Silvano, C.3
-
14
-
-
85177132505
-
Interface Exploration for Reduced Power in Core-Based Systems
-
T. Givargis F. Vahid Interface Exploration for Reduced Power in Core-Based Systems International Symposium on System Synthesis International Symposium on System Synthesis 1998-December
-
(1998)
-
-
Givargis, T.1
Vahid, F.2
-
15
-
-
0026626371
-
Multilevel Metal Capacitance Models for CAD Design synthesis Systems
-
J.-H. Chern Multilevel Metal Capacitance Models for CAD Design synthesis Systems IEEE Electron Device Letters 13 1 32 34 January 1992
-
(1992)
IEEE Electron Device Letters
, vol.13
, Issue.1
, pp. 32-34
-
-
Chern, J.-H.1
|