-
2
-
-
2442651367
-
An 800mW 10 Gb Ethernet transceiver in 0.13μm CMOS
-
Feb
-
S. Sidiropoulos et al, "An 800mW 10 Gb Ethernet transceiver in 0.13μm CMOS," ISSCC Dig. Tech. Papers, pp.168-169, Feb 2004.
-
(2004)
ISSCC Dig. Tech. Papers
, pp. 168-169
-
-
Sidiropoulos, S.1
-
3
-
-
10444270913
-
132-Gb/s 4:1 MUX in 0.13μm SiGe-bipolar technology
-
Dec
-
M. Meghelli, "132-Gb/s 4:1 MUX in 0.13μm SiGe-bipolar technology," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp.2403-2407, Dec. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, Issue.12
, pp. 2403-2407
-
-
Meghelli, M.1
-
4
-
-
46149121136
-
SiGe BiCMOS for Analog. High-Speed Digital, and Millimetre-Wave Applications Beyond 50 GHz
-
Oct
-
S. Voinigescu et al, "SiGe BiCMOS for Analog. High-Speed Digital, and Millimetre-Wave Applications Beyond 50 GHz," IEEE BCTM. Oct. 2006.
-
(2006)
IEEE BCTM
-
-
Voinigescu, S.1
-
5
-
-
18744416335
-
A 2.5-V, 45-Gb/s decision circuit using SiGe BiCMOS logic
-
April
-
T. Dickson et al, "A 2.5-V, 45-Gb/s decision circuit using SiGe BiCMOS logic," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 994-1003, April 2005.
-
(2005)
IEEE J. Solid-State Circuits
, vol.40
, Issue.4
, pp. 994-1003
-
-
Dickson, T.1
-
6
-
-
1042277548
-
MAX SiGe:C BiCMOS technology
-
Sept
-
MAX SiGe:C BiCMOS technology," Proc. IEEE BCTM, pp. 199-202, Sept 2003.
-
(2003)
Proc. IEEE BCTM
, pp. 199-202
-
-
Laurens, M.1
-
7
-
-
0028385097
-
Design techniques for low-voltage high-speed digital bipolar circuits
-
Mar
-
B. Razavi et al, "Design techniques for low-voltage high-speed digital bipolar circuits," IEEE J. Solid-State Circuits, vol. 29, no. 3, pp.332-339, Mar. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, Issue.3
, pp. 332-339
-
-
Razavi, B.1
-
8
-
-
33746927173
-
The Invariance of Characteristic Current Densities in Nanoscale MOSFETs and Its Impact on Algorithmic Design Methodologies and Design Porting of Si(Ge) (Bi)CMOS High-Speed Building Blocks
-
Aug
-
T. Dickson et al, "The Invariance of Characteristic Current Densities in Nanoscale MOSFETs and Its Impact on Algorithmic Design Methodologies and Design Porting of Si(Ge) (Bi)CMOS High-Speed Building Blocks," IEEE J. Solid-state Circuits, vol. 41, no. 8, pp. 1830-1845, Aug. 2006.
-
(2006)
IEEE J. Solid-state Circuits
, vol.41
, Issue.8
, pp. 1830-1845
-
-
Dickson, T.1
-
9
-
-
0031553235
-
Application of merged current switch logic for a built-in logic block observer operating at 1 Gbit/s and 1.2V supply
-
Dec
-
O. Kromat and U. Langmann, "Application of merged current switch logic for a built-in logic block observer operating at 1 Gbit/s and 1.2V supply," Elec. Lett, pp. 2111-2112, vol. 33, Dec 1997.
-
(1997)
Elec. Lett
, vol.33
, pp. 2111-2112
-
-
Kromat, O.1
Langmann, U.2
-
10
-
-
12344308463
-
30-100 GHz inductors and transformers for millimeterwave (Bi)CMOS integrated circuits
-
Jan
-
T. Dickson et al, "30-100 GHz inductors and transformers for millimeterwave (Bi)CMOS integrated circuits," IEEE Trans. MTT., vol. 53, no. 1, pp 123-133, Jan. 2005.
-
(2005)
IEEE Trans. MTT
, vol.53
, Issue.1
, pp. 123-133
-
-
Dickson, T.1
-
11
-
-
0346935199
-
1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit
-
Nov
-
Y. Amamiya et al, "1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit," 2003 GaAs IC Symp, pp.169-172, Nov 2003.
-
(2003)
2003 GaAs IC Symp
, pp. 169-172
-
-
Amamiya, Y.1
-
12
-
-
28144448848
-
Circuit techniques for a 40Gb/s transmitter in 0.13μm CMOS
-
Feb
-
J. Kim et al, "Circuit techniques for a 40Gb/s transmitter in 0.13μm CMOS," ISSCC Dig. Tech. Papers, pp.150-151, Feb 2005.
-
(2005)
ISSCC Dig. Tech. Papers
, pp. 150-151
-
-
Kim, J.1
-
14
-
-
33749523503
-
Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes
-
Sept
-
S.P. Voinigescu et al, "Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes," IEEE CICC, pp.111-118, Sept. 2005.
-
(2005)
IEEE CICC
, pp. 111-118
-
-
Voinigescu, S.P.1
-
15
-
-
0036442548
-
STS-768 multiplexer with full rate output data retimer in InP HBT
-
Oct
-
A. Hendarman et al, "STS-768 multiplexer with full rate output data retimer in InP HBT," 2002 GaAs IC Symp, pp.211-214, Oct 2002.
-
(2002)
2002 GaAs IC Symp
, pp. 211-214
-
-
Hendarman, A.1
-
16
-
-
27844477682
-
A 43-Gb/s full-rate clock transmitter in 0.18-mm SiGe BiCMOS
-
Oct
-
M. Meghelli, "A 43-Gb/s full-rate clock transmitter in 0.18-mm SiGe BiCMOS," IEEE J. Solid-Slate Circuits, vol. 40, no. 10, pp.2046-2050, Oct. 2005.
-
(2005)
IEEE J. Solid-Slate Circuits
, vol.40
, Issue.10
, pp. 2046-2050
-
-
Meghelli, M.1
|