A 60 mW per Lane, 4 × 23-Gb/s 27 - 1 PRBS Generator

Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

Volumn , Issue , 2005, Pages 192-195

  Laskin, E ^a   Voinigescu, S P ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

BiCMOS cascode; BiCMOS CML; PRBS generator

Indexed keywords

CMOS INTEGRATED CIRCUITS; TOPOLOGY;

BICMOS CASCODE; BICMOS CML; ERROR COUNTER; PRBS GENERATORS;

ELECTRIC GENERATORS;

EID: 30944434244     PISSN: 15508781     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSICS.2005.1531808     Document Type: Conference Paper

References (9)

1. 31-1 PRBS Generator in SiGe BiCMOS Technology," in 2005 IEEE ISSCC Digest of Technical Papers, pp. 342-343.
2. S. Kim, et al., "45-Gb/s SiGe BiCMOS PRBS Generator and PRBS Checker," in CICC 2003, pp. 313-316.
3. S. P. Voinigescu, et al., "Algorithmic Design Methodologies and Design Porting of Wireline Transceiver IC Building Blocks between Technology Nodes," in CICC 2005, accepted.
4. A. N. Van Luyn, "Shift-Register Connections for Delayed Versions of m-Sequences," Electronics Letters, vol.14, no. 22, pp. 713-715, Oct. 1978.
5. T. Dickson, et al., "A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logic," in IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 994-1003, Apr. 2005.
6. Y. Amamiya, et al., "1.5-V Low Supply Voltage 43-Gb/s Delayed Flip-Flop Circuit," in 2003 IEEE GaAs Digest, pp. 169-172.
7. 7-1 PRBS Generator in SiGe Using a Low-Voltage Logic Family," in 2005 IEEE ISSCC Digest of Technical Papers, pp. 340-341.
8. K. Kanda, et al., "40Gb/s 4:1 MUX/1:4 DEMUX in 90nm Standard CMOS," in 2005 IEEE ISSCC Digest of Technical Papers, pp. 152-153.
9. P. Chevalier, et al., "230 GHz self-aligned SiGeC HBT for 90 nm BiCMOS technology," in Proceedings of IEEE BCTM 2004, pp 225-228.