Low power and power management for CMOS - An EDA perspective

IEEE Transactions on Electron Devices

Volumn 55, Issue 1, 2008, Pages 186-196

  Kawa, Jamil ^a  

^a SYNOPSYS INC   (United States)

Author keywords

Dual VTH; Dynamic power; Dynamic voltage scaling (DVS); Engineering design automation (EDA); Multithreshold CMOS (MTCMOS); Static leakage; Subthreshold leakage; Voltage islands

Indexed keywords

LOGIC CIRCUITS; LOGIC DESIGN; OPTIMIZATION; THRESHOLD VOLTAGE;

DYNAMIC VOLTAGE SCALING (DVS); ENGINEERING DESIGN AUTOMATION (EDA); MULTITHRESHOLD CMOS (MTCMOS); POWER MANAGEMENT; STATIC LEAKAGE; SUBTHRESHOLD LEAKAGE; VOLTAGE ISLANDS;

CMOS INTEGRATED CIRCUITS;

EID: 37749033189     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2007.911041     Document Type: Article

References (37)

1. T. Sakurai, "Minimizing power across multiple technology and design levels," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2002, pp. 24-27.
2. Reproduced Based on Occurrence in the Microprocessor Report, 2007.
3. A. Ajami, M. Pedram, and K. Banerjee, "Effects of non-uniform substrate temperature on the clock signal integrity in high performance designs," in Proc. IEEE Custom Integr. Circuits Conf., 2001, pp. 233-236.
4. M. Cirit, "Estimating dynamic power consumption of CMOS circuits," in Proc. IEEE Int. Conf. Comput.-Aided Des., 1987, pp. 534-537.
5. S. Powell, "Estimating power dissipation of VLSI signal processing chips: The PEA technique," in VLSI Signal Processing IV. New York: IEEE Press, 1990, pp. 250-259.
6. N. Kimura and J. Tsujimoto, "Calculation of total dynamic current of VLSI using a switch level timing simulator (RSIM-FX)," in Proc. CICC 1991, pp. 8.3/1-8.3/4.
7. P. E. Landman and J. M. Rabaey, "Power estimation for high level synthesis," in Proc. Eur. Conf. Des. Autom., Paris, France, Feb. 1993, pp. 361-366.
8. L. Benini and G. De Micheli, "Dynamic Power Management: Design Techniques and CAD Tools ". Norwell, MA: Kluwer, 1997.
9. L. Benini, M. Kandemir, and J. Ramanujam, Compilers and Operating Systems for Low Power. New York: Springer-Verlag, 2003.
10. D. Kirovski, C. Lee, M. Potkonjak, and W. Mangione-Stinth, "Application driven synthesis of core based systems," in Proc. ICCAD, 1997, pp. 104-107.
11. P. W. Ong and R. H. Yan, "Power-conscious software design: A framework for modeling software on hardware," in Proc. IEEE Symp. Low Power Electron., San Diego, CA, Oct. 1994, pp. 36-37.
12. F. Catthoor et al., "Global communication and memory optimizing transformations for low power signal processing systems," in Proc. IEEE Workshop VLSI Signal Process., La Jolla, CA, Oct. 1994, pp. 178-187.
13. K. Puttaswamy, K. W. Choi, J. C. Park, V. J. Mooney, A. Chatterjee, and P. Ellervee, "System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory," in Proc. 15th Int. Symp. Syst. Synthesis, 2002, pp. 225-230.
14. A. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. Brodersen, "Optimizing power using transformations," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 14, no. 1, pp. 12-31, Jan. 1995.
15. R. Mehra and J. Rabaey, "Behavioral level power estimation and exploration," in Proc. Int. Workshop Low Power Des., Napa, CA, Apr. 1994, pp. 197-204.
16. P. Landman and J. Rabaey, "Black-box capacitance models for architectural power analysis," in Proc. Int. Workshop Low Power Des. Napa, CA, Apr. 1994, pp. 165-170.
17. R. Marculescu, D. Marculescu, and M. Pedram, "Probabilistic modeling of dependencies during switching activity analysis," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 17, no. 2, pp. 73-83, Feb. 1998.
18. M. Srivastava, A. Chandrakasan, and R. Brodersen, "Predictive system shutdown and other architectural techniques for energy efficient programmable computation," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 4, no. 1, pp. 42-55, Mar. 1996.
19. J. Crenshaw and M. Sarrafzadeh, "Low-power driven scheduling and binding," in Proc. 8th Great Lakes Symp. VLSI, 1998, pp. 406-413.
20. J. E. Crenshaw and M. Sarrafzadeh, "Accurate high level datapath power estimation," in Proc. ED TC, Mar. 17-20, 1997, pp. 590-596.
21. S. Devadas, A. Ghosh, and K. Keutzer, Logic Synthesis. New York: McGraw Hill, 1994.
22. S. Devadas and S. Malik, "A survey of optimization techniques targeting low power VLSI circuits," in Proc. Des. Autom. Conf., 1995, pp. 242-247.
23. R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "MIS: A multiple-level logic optimization system," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. CAD-6, no. 6, pp. 1062-1081, Nov. 1987.
24. K. Roy and S. Prasad, "SYCLOP: Synthesis of CMOS logic for low power applications," in Proc. Int. Conf. Comput.-Des.: VLSI Comput. Processors, Oct. 1992, pp. 464-467.
25. M. Ketkar and S. Sapatnekar, "Standby power optimization via transistor sizing and dual threshold voltage assignment," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2002, pp. 375-378.
26. N. Sirisantana and K. Roy, "Low-power design using multiple channel lengths and oxide thicknesses," IEEE Des. Test Comput., vol. 21, no. 1, pp. 56-63, Feb. 2004.
27. J. Kao and A. Chandrakasan, "Dual-threshold voltage techniques for low power digital circuits," in IEEE J. Solid-State Circuits, Jul. 2000, vol. 35, pp. 1009-1018.
28. T. Kuroda and T. Sakurai, "Overview of low-power VLSI circuit techniques," IEICE Trans. Electron., vol. E78-C, no. 4, pp. 334-344, Apr. 1995.
29. th for low-power, high-speed CMOS design," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2002, pp. 28-34.
30. th for low-power and high speed applications," in Proc. Des. Autom. Conf., 2000, pp. 469-474.
31. P. Gupta, A. Kahng, P. Sharma, and D. Sylvester, "Gate-length biasing for runtime-leakage control," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 8, pp. 1475-1485, Aug. 2006.
32. R. Broderson, M. Horowitz, D. Markovic, B. Nikolic, and V. Stojanovic, "Methods for true power minimization," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2002, pp. 35-42.
33. Internal Synopsys Tools Training Materials, 2006.
34. Motorola Presentation, 2007.
35. M. Main, A. Devgan, M. Orshansky, and Y. Zhan, "A statistical algorithm for power- and timing-limited parametric yield optimization of large integrated circuits," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 10, pp. 1790-1802, Oct. 2007.
36. M. Orshansky, "Statistical minimization of total power under timing yield constraints," in Proc. IEEE Int. Conf. Integr. Circuits Des. Technol., May 2006, pp. 1-4.
37. th and sizing," in Proc. 41st Des. Autom. Conf., 2004, pp. 773-778.