Low-power driven scheduling and binding

Proceedings of the IEEE Great Lakes Symposium on VLSI

Volumn , Issue , 1998, Pages 406-413

  Crenshaw, Jim ^a   Sarrafzadeh, Majid ^a  

^a NORTHWESTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; HEURISTIC METHODS; SWITCHING;

LOW POWER SCHEDULING;

ELECTRIC NETWORK SYNTHESIS;

EID: 0031675044     PISSN: 10661395     EISSN: None     Source Type: None    
DOI: 10.1109/GLSV.1998.665335     Document Type: Conference Paper

References (16)

1. S. Devadas S. Malik A Survey of Optimization Techniques Targeting Low Power VLSI Circuits Design Automation Conference Design Automation Conference 1995
2. M. Pedram Power Minimization in IC Design: Principles and Applications ACM Trans, on Design Automation of Electronic Systems 1 3 56 1996
3. A. Chandrakasan M. Potkonjak R. Mehra J. Rabaey R. Brodersen Optimizing Power Using Transformations IEEE Transactions on CAD 14 12 31 1995
4. J. Monteiro S. Devadas P. Ashar A. Mauskar Scheduling Techniques to Enable Power Management Design Automation Conference Design Automation Conference 1996
5. S. Raje M. Sarrafzadeh Variable Voltage Scheduling International Symposium on Low Power Design International Symposium on Low Power Design 1995
6. S. Gupta F. Najm Power Macromodeling for High Level Synthesis Power Estimation ACM/IEEE Design Automation Conference ACM/IEEE Design Automation Conference 1997
7. A. Raghunathan N. Jha An Iterative Improvement Algorithm for Low Power Data Path Synthesis International Conference on Computer Aided Design International Conference on Computer Aided Design 1995
8. A. Raghunathan N. Jha Behavioral Synthesis for Low Power ICCD ICCD 1994
9. A. Dasgupta R. Karri Simultaneous Scheduling and Binding for Power Minimization During Microarchitecture Synthesis International Symposium on Low-Power Design International Symposium on Low-Power Design Dana Point California 1995
10. P. Landman J. Rabaey Black-Box Capacitance Models for Architectural Power Analysis International Workshop on Low Power Design International Workshop on Low Power Design 1994
11. P. Landman J. Rabaey Architectural Power Analysis: The Dual Bit Type Method IEEE Trans. on VLSI Systems 3 173 187 1995
12. R. Mehra J. Rabaey Exploiting Regularity for Low-Power Design ICC AD ICC AD 1996
13. R. Mehra L. Guerra J. Rabaey Low Power Architectural Synthesis and the Impact of Exploiting Locality Journal of VLSI Signal Processing 13 239 258 1996
14. A. Farrahi G. Tellez M. Sarrafzadeh Memory Segmentation to Exploit Sleep Mode Operation Design Automation Conference Design Automation Conference 1995
15. L. Benini G. DeMicheli Automatic Synthesis of Low-Power Gated-Clock Finite State Machines IEEE Transactions on Computer-Aided Design 15 630 643 1996
16. J. Crenshaw M. Sarrafzadeh Accurate High Level Datapath Power Estimation European Design and Test Conference European Design and Test Conference 1997