Optical routing for 3-D system-on-package

IEEE Transactions on Components and Packaging Technologies

Volumn 30, Issue 4, 2007, Pages 805-812

  Minz, Jacob Rajkumar ^a   Thyagara, Somaskanda ^b   Lim, Sung Kyu ^c  

^a SYNOPSYS INC   (United States)

^b ADVANCED MICRO DEVICES   (United States)

^c GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Optical routing; System on package; System on package (SOP); Three dimensional displays; Waveguide construction; Waveguides

Indexed keywords

ALGORITHMS; OPTICAL WAVEGUIDES; ROUTERS; THREE DIMENSIONAL;

OPTICAL ROUTER; OPTICAL ROUTING; SYSTEM-ON-PACKAGE (SOP); THREE-DIMENSIONAL DISPLAYS; WAVEGUIDE CONSTRUCTION;

ELECTRONICS PACKAGING;

EID: 36849085339     PISSN: 15213331     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAPT.2007.906300     Document Type: Article

References (14)

1. R. Tummala, "SOP: What is it and why? A new microsystem-integration technology paradigm-moore's law for system integration of miniaturized convergent systems of the next decade," IEEE Trans. Adv. Packag., vol. 27, no. 2, pp. 241-249, May 2004.
2. G. Chang, D. Guidotti, F. Liu, Y. Chang, Z. Huang, V. Sundaram, D. Balaraman, S. Hegde, and R. Tummala, "Chip-to-chip optoelectronics SOP on organic boards or packages," IEEE Trans. Adv. Packag., vol. 27, no. 2, pp. 386-397, May 2004.
3. S. Lee, T. Lemczyk, and M. Yovanovich, "Analysis of thermal vias in high density interconnect technology," in Proc. IEEE Semi-Therm Symp., 1992, pp. 55-61.
4. T. Chiang, K. Banerjee, and K. Saraswat, "Effect of via separation and low-k dielectric materials on the thermal characteristics of CU interconnects," in IEDM Tech. Dig., 2000, pp. 261-264.
5. C. Seo, A. Chatterjee, and N. Jokerst, "Physical design of optoelectronic system-on-a-package: A CAD tool and algorithms," in Proc. 6th Int. Symp. Qual. Electron. Design, 2005, pp. 567-572.
6. C. Seo, A. Chatterjee, S. Cho, and N. Jokerst, "Design and optimization of board-level optical clock distribution network for high-performance optoelectronic system-on-a-packages," in Proc. 14th ACM Great Lakes Symp. VLSI, 2004, pp. 292-297.
7. R. S. Li, "Optimization of thermal via design parameters based on an analytical thermal resistance model," in 6th Intersoc. Therm. Thermomech. Phenom. Electron. Syst., 1998, pp. 475-580.
8. X. Hong, G. Huang, Y. Cai, S. Dong, C. K. Cheng, and J. Gu, "Corner block list: An effective and efficient topological representation of non-slicing floorplan," in Proc. IEEE Int. Conf. Computer-Aided Design, 2000, pp. 8-12.
9. W. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J. Appl. Phys., pp. 55-63, 1948.
10. J. Minz, E. Wong, M. Pathak, and S. K. Lim, "Placement and routing for 3-D system-on-package designs," IEEE Trans. Compon. Packag. Technol. vol. 29, no. 3, pp. 644-657, Sep. 2005.
11. J. Cong, A. B. Kahng, and K.-S. Leung, "Efficient algorithms for the minimum shortest path steiner arborescence problem with applications to VLSI physical design," IEEE Trans. Computer-Aided Design Intgr. Circuits Syst., vol. 17, no. 1, pp. 24-39, Jan. 1998.
12. L. McMurchie and C. Ebeling, "Pathfinder: A negotiation based performance-driven router for FPGAs," in Proc. ACM Int. Symp. Field-Programmable Gate Arrays, 1995, pp. 111-117.
13. S. K. Rao, P. Sadayappan, F. K. Hwang, and P. W. Shor, "The rectilinear steiner arboresence problem," Algorithmica, pp. 277-288, 1992.
14. J. Cong, L. He, K. Y. Khoo, C. K. Koh, and Z. Pan, "Interconnect design for deep submicron ICs," in Proc. IEEE Int. Conf. Computer-Aided Design, 1997, pp. 478-485.