Physical design of optoelectronic system-on-a-package: A CAD tool and algorithms

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2005, Pages 567-572

  Seo, Chung Seok ^a   Chatterjee, Abhijit ^a   Jokerst, Nan M ^b  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b DUKE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRICAL INTERCONNECTS; INTERCONNECT TECHNOLOGY; MODULE PLACEMENT; NEW APPROACHES; PHYSICAL DESIGN; SIMULATION TIME; SIMULTANEOUS OPTIMIZATION; SYSTEM ON A PACKAGES;

ALGORITHMS; OPTICAL INTERCONNECTS; OPTICAL WAVEGUIDES; OPTOELECTRONIC DEVICES;

COMPUTER AIDED DESIGN;

EID: 84886706699     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2005.123     Document Type: Conference Paper

References (36)

1. G. I. Yayla, P. J. Marchand, and S. C. Esener, "Speed and energy analysis of digital interconnections: comparison of on-chip, off-chip, and free-space technologies," Applied Optics, vol. 37, no. 2, pp.205-227, Jan. 1998.
2. J. Hecht, A short history of fiber optics, http://www.sff.net/people/ Jeff.Hecht/history.html.
3. J. Wilson and J. F. B. Hawkes, Optoelectronics-An introduction, Prentice Hall, 1989.
4. J. W. Goodman, F. J. Leonberger, S. Y. Kung, and R. A. Athale, "Optical interconnections for VLSI systems," Proc. IEEE, vol. 72, no. 7, pp. 850-866, Jul. 1984.
5. J. H. Yeh, R. K. Kostuk and K. Y. Tu, "Board level H-tree optical clock distribution with substrate mode holograms," Jornal of Lightwave Technology, vol. 13, pp. 1566-1578, Jul. 1995.
6. Y. Li, "Demonstration of fiber-based board-level optical clock distributions," International Conference on Massively Parallel Processing, pp. 224-228, 1998.
7. "International technology roadmap for semiconductors 2002 update," Semiconductor Industry Association, 2002.
8. "MEL-ARI OPTO Technology roadmap: Optoelectronic interconnects for integrated circuits", Advanced Research Initiative in Microelectronics, 2000.
9. N. Savage, "Linking with Light," IEEE Spectrum, pp. 32-36, Aug. 2002.
10. B. Bihari, et al, "Optical clock distribution in supercomputers using Polyimide-based waveguides," SPIE, vol. 3632, pp. 123-133, Jan. 1999.
11. C. Seo, et al, "Design and Optimization of Board-Level Optical Clock Distribution Network for High-Performance Optoelectronic System-on-a-Packages, " pp. 292-297, GLSVLSI, 2004"
12. N. A. Sherwani, Algorithms for VLSI physical design automation, Kluwer Academic Publishers, 1999.
13. H. Murata, K. Fujiyoshi, S. Nakatake and Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence pair," IEEE Trans. on CAD, vol. 15, pp. 1518-1524, Dec. 1996.
14. X. Tang, R. Tian and D. F. Wong, "Fast Evaluation of Sequence Pair in Block Placement by Longest Common Subsequence Computation," IEEE Trans. on CAD of integrated circuits and systems, vol. 20, no. 12, pp. 1406-1413, Dec. 2001.
15. GSRC T2 Bookshelf, Available HTTP: http://www.cse.ucsc.edu/research/surf/ GSRC/progres s.html.
16. MCNC Floorplan Benchmark Suite: http://www.cse.ucsc.edu/research/surf/ GSRC/MCNC bench.html.
17. M. Forbes, J. Gourlay and M. Desmulliez, "Optically interconnected electronic chips: a tutorial and review of the technology," Electronics & Communication Engineering Journal, pp. 221-232, Oct. 2001.
18. D. L. Lee, Electromagnetic principles of integrated optics. New York Wiley, 1986.
19. S. Y. Cho, S. W. Seo, M. A. Brooke and N. M. Jokerst, "Integrated Detectors for Embedded Optical Interconnections on Electrical Boards, Modules, and Integrated Circuits," IEEE Journal of Special Topics in Quantum Electronics, vol. 8, pp. 1427-1434, Nov. 2002.
20. D. Agarwal, "Optical Interconnects to Silicon Chips using Short Pulses", Ph.D. Thesis, Stanford University, Sep. 2002.
21. D. A. Miller, "Dense Optical Interconnections for Silicon Electronics" in Trends in Optics 1995, International Commission for Optics/ Academic Press, vol. 3, pp. 207-222, 1996.
22. M. K. Barnoski (ed.), Fundamentals of Optical Fiber Communications, Academic Press, 1976.
23. E. D. Kyriakis-Bitzaros, et al, "Realistic End-to-End Simulation of the Optoelectronic Links and Comparison With Electrical Interconnections for System-on-Chip Applications," Journal of Lightwave Technology, vol. 19, no. 10, pp. 1532-1542, 2001.
24. H. B. Bakoglu, Circuit, Interconnects and Packaging for VLSI. Addison Wesley, 1990.
25. M. Goets, "System on Chip Design Methodology Applied to System in Package Architecture," ECTC, pp.254-258, 2002.
26. C. K. Cheng, et al, "Computer aided design and packaging optoelectronic systems with free space optical interconnects," Custom Integrated Circuits Conference, pp. 29.3.1-29.3.4, May 1993.
27. J. A. Neff, "VCSEL-based smart pixels for free-space optical interconnection," LEOS, vol. 2, pp. 151-152, Nov. 1997.
28. C. Sechen, "Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing," DAC, pp. 73-80, Jun. 1988.
29. C. S. Baldwin, et al, "High performance package designs for a 1 GHz microprocessor," IEEE Trans. on Advanced Packaging, vol. 24, pp. 470-476, Nov. 2001.
30. J. Lienig, M. N. S. Swamy and K. Thulasiraman, "Routing algorithms for multi-chip modules," DAC, pp. 286-291, Sep. 1992.
31. K. Bois, et al, "Optimizing the package design with electrical modeling and simulation," ECTC, pp. 111-117, 2001.
32. A. Naeemi, P. Zarkesh-Ha, C. S. Patel, and J. D. Meindl, "Performance improvement using on-board wires for on-chip interconnects," EPEP, pp 325-328, Oct. 2000.
33. R. K. Krishnamurthy, K. Soumyanath, and S-L. Lu, "High-performance interconnect design for systemon-chip," Proc. IEEE International ASIC/SOC Conference, pp. 424, Sept. 1999.
34. R. R. Tummala, Fundamentals of Microsystems Packaging. McGraw-Hill, 2001.
35. C. L. Valenzuela and P. Y. Wang, "VLSI Placement and Area Optimization Using a Genetic Algorithm to Breed Normalized Postfix Expressions," IEEE Trans. on Evolutionary Computation, vol. 6, no. 4, pp. 390-401, Aug. 2002.
36. N. G. Bourbakis and M. Mortazavi, "An efficient building block layout methodology for compact placement," VLSI, pp. 118-123, Mar. 1995.