Trends in high-density flash memory technologies

2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003

Volumn , Issue , 2003, Pages 45-50

  Kimura, Katsutaka ^a   Kobayashi, Takashi ^a  

^a HITACHI LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 35448982649     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EDSSC.2003.1283480     Document Type: Conference Paper

References (21)

1. F. Masuoka et al., "New Ultra High Density EPROM and Flash EEPROM with NAND Structure Cell," IEEE IEDM Tech. Dig. Papers, (1987) p. 552.
2. 2 Contactless Memory Cell Technology for 3V only 64 Mbt EEPROM," IEEE IEDM Tech. Dig. Papers, (1992) p. 991.
3. A. Nozoe et al., "A 256 Mb Multilevel Flash Memory with 2 MB/s Program Rate for Mass Storage Application," IEEE Dig. Tech. Papers ISSCC (1999) p. 110.
4. T. Kobayashi et al., "A Giga-Scale Assist-Gate (AG)- AND-Type Flash Memory Cell with 20-MB/s Programming Throughput for Content-Downloading Application," IEEE IEDM Tech. Dig. Papers, (2001) p. 29.
5. H. Kurata et al., "Constant-Charge-Injection Programming for 10-MB/s Multilevel AG-AND Flash Memories," Symp. VLSI Circuit. Dig. Tech. Papers, (2001) p. 302.
6. Y. Sasago et al., "10-MB/s Multi-Level Programming of Gb-Scale Flash Memory Enabled by New AG-AND Cell Technology," IEEE IEDM Tech. Dig. Papers, (2002) p. 952.
7. K. Yoshida et al., "A 1Gb Multilevel AG-AND-Type Flash Memory with 10MB/s Programming Throughput for Mass Storage Application," IEEE Dig. Tech. Papers, ISSCC (2003) p. 288.
8. J. Lee et al., "A 1.8V 2Gb NAND Flash Memory for Mass Storage Application," IEEE Dig. Tech. Papers ISSCC (2003) p. 290.
9. 2 1Gb NAND Flash Memory with 10MB/s Programming Throughput," IEEE Dig. Tech. Papers ISSCC (2002) p. 106.
10. M. Kamiya et al., "EPROM Cell with High Gate Injection Efficiency," IEEE Tech. Dig. IEDM (1982) p. 741.
11. J-D. Lee et al., "Effects of Floating-Gate Interference on NAND Flash Memory Cell Operation," IEEE Electron Device Lett. 23, (2002) p.264.
12. Y. Manabe et al., "Detailed Observation of Small Leak Cuirent in Flash Memories with Thin Tunnel Oxides," IEEE Trans. Semiconductor Manufacturing, 12 (1999) p. 170.
13. Y. Okuyama et al., "Monte Carlo Simulation of Stress-Induced Leakage Current by Hopping Conduction via Multi-Traps in Oxide," IEEE IEDM Tech. Dig. Papers, (1998) p. 905.
14. Y. Okuyama et al., "Anomalous Leakage Current Model for Retention Failure in Flash Memories," Ext. Abs. SSDM (1999) p. 530.
15. M. Kato et al., "Read Disturb Degradation Mechanism due to Electron Trapping in the Tunnel Oxide for Low-Voltage Flash memories," IEEE IEDM Tech. Dig. Papers, (1994) p. 45.
16. R. Yamada et al., "A Novel Analysis Method of Threshold Voltage Shift due to Detrap in a Multi-level Flash Memory," Symp. VLSI Tech. Dig. Tech. Papers, (2001) p. 115.
17. T. Kawabara et al., "20-Mb/s Erase/Record Flash Memory by Asymmetrical Operation," Symp. of VLSI Circuits Dig. Tech. Papers, (1996) p. 174.
18. K. Takeuchi et al., "A Dual Page Programming Scheme for High-Speed Multi-Gb-Scale Flash Memories," Symp. of VLSI Circuits Dig. Tech. Papers, (2000) p. 156.
19. S. Lai, NIKKEI MICRODEVICES (Feb. 1997) p.62 (in Japanese).
20. B. Eitan et al., "NROM: A novel localized trapping, 2-bit nonvolatile memory cell," IEEE Trans Electron Devices Lett. 21 (2000) p.543.
21. T. Endo et al., "Novel Ultra High Density Flash Memory with a Stacked-Surrounding Gate Transistor (S-SGT) Structure Cell," IEEE IEDM Tech. Dig. Papers, (2001) p. 33.