-
1
-
-
0035683999
-
Delay Testing Considering Crosstalk-Induced Effects
-
Krstic, A., Liou, J.-J.: Delay Testing Considering Crosstalk-Induced Effects. In: Proc. IEEE Int. Test Conf. (2001) 558-567
-
(2001)
Proc. IEEE Int. Test Conf.
, pp. 558-567
-
-
Krstic, A.1
Liou, J.-J.2
-
2
-
-
0035684722
-
On-Line Testing of Transient and Crosstalk Faults Affecting Interconnections of FPGA-Implemented Systems
-
Metra, C., Pagano, A., Ricco, B.: On-Line Testing of Transient and Crosstalk Faults Affecting Interconnections of FPGA-Implemented Systems. In: Proc. IEEE Int. Test Conf. (2001) 939-947
-
(2001)
Proc. IEEE Int. Test Conf.
, pp. 939-947
-
-
Metra, C.1
Pagano, A.2
Ricco, B.3
-
4
-
-
0035687660
-
IS-FPGA: A New Symmetric FPGA Architecture with Implicit SCAN
-
Renovell, M., Faure, P., Portal, J.M., Figueras, J., Zorian, Y.: IS-FPGA: A New Symmetric FPGA Architecture with Implicit SCAN. In: Proc. IEEE Int. Test Conf. (2001) 924-931
-
(2001)
Proc. IEEE Int. Test Conf.
, pp. 924-931
-
-
Renovell, M.1
Faure, P.2
Portal, J.M.3
Figueras, J.4
Zorian, Y.5
-
6
-
-
0029700620
-
Built-In Self-Test of Logic Blocks in FPGAs (Finally, a Free Lunch: BIST Without Overhead!)
-
Stroud, C., Konala, S., Chen, P., Abramovici, M.: Built-In Self-Test of Logic Blocks in FPGAs (Finally, a Free Lunch: BIST Without Overhead!). In: Proc. 14th VLSI Test Symp. (1996), 387-392
-
(1996)
Proc. 14th VLSI Test Symp.
, pp. 387-392
-
-
Stroud, C.1
Konala, S.2
Chen, P.3
Abramovici, M.4
-
8
-
-
0141873646
-
Testing FPGA Delay Faults: It Is Much More Complicated Than It Appears
-
Ciazynski W. et al. (eds.), Pergamon - Elsevier Science
-
Krasniewski, A.: Testing FPGA Delay Faults: It Is Much More Complicated Than It Appears. In: Ciazynski W. et al. (eds.), Programmable Devices and Systems, Pergamon - Elsevier Science (2002) 281-286
-
(2002)
Programmable Devices and Systems
, pp. 281-286
-
-
Krasniewski, A.1
-
9
-
-
0029213728
-
Fast Identification of Robust Dependent Path Delay Faults
-
Sparmann, U. et al.: Fast Identification of Robust Dependent Path Delay Faults. In: Proc. 32nd ACM/IEEE Design Automation Conf. (1995) 119-125
-
(1995)
Proc. 32nd ACM/IEEE Design Automation Conf.
, pp. 119-125
-
-
Sparmann, U.1
-
10
-
-
0030214852
-
Classification and Identification of Nonrobust Untestable Path Delay Faults
-
Cheng, K.-T., Chen, H.-C.: Classification and Identification of Nonrobust Untestable Path Delay Faults. IEEE Trans. on CAD, 8 (1996) 845-853
-
(1996)
IEEE Trans. on CAD
, vol.8
, pp. 845-853
-
-
Cheng, K.-T.1
Chen, H.-C.2
-
11
-
-
0032652488
-
Primitive Delay Faults: Identification, Testing, and Design for Testability
-
Krstic, A., Cheng, K.-T., Chakradhar, S.T.: Primitive Delay Faults: Identification, Testing, and Design for Testability. IEEE Trans. on CAD, 11 (1999) 669-684
-
(1999)
IEEE Trans. on CAD
, vol.11
, pp. 669-684
-
-
Krstic, A.1
Cheng, K.-T.2
Chakradhar, S.T.3
-
12
-
-
35248879245
-
Sensitization of Logical Paths in a Network of Arbitrary Logic Components: Theory and Application to Delay Fault Testing
-
Krasniewski, A.: Sensitization of Logical Paths in a Network of Arbitrary Logic Components: Theory and Application to Delay Fault Testing. In: Proc. IEEE Design and Diagnostics of Electronics Circuits and Systems Workshop (2003) 143-150
-
(2003)
Proc. IEEE Design and Diagnostics of Electronics Circuits and Systems Workshop
, pp. 143-150
-
-
Krasniewski, A.1
-
13
-
-
79955154748
-
On the Set of Target Path Delay Faults in Sequential Subcircuits of LUT-Based FPGAs
-
Glesner, M., Zipf, P., Renovell, M. (eds.), Proc. FPL 2002, Springer Verlag
-
Krasniewski, A.: On the Set of Target Path Delay Faults in Sequential Subcircuits of LUT-Based FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds.), Proc. FPL 2002, LNCS, vol. 2438, Springer Verlag (2002) 616-626
-
(2002)
LNCS
, vol.2438
, pp. 616-626
-
-
Krasniewski, A.1
-
14
-
-
0000059130
-
Fastpath: A Path-Delay Test Generator for Standard Scan Designs
-
Underwood, B., Law, W.-O., Kang, S., Konuk, H.: Fastpath: A Path-Delay Test Generator for Standard Scan Designs. In: Proc. IEEE Int'l Test Conf. (1994) 154-163
-
(1994)
Proc. IEEE Int'l Test Conf.
, pp. 154-163
-
-
Underwood, B.1
Law, W.-O.2
Kang, S.3
Konuk, H.4
-
15
-
-
0034289950
-
Line Coverage of Path Delay Faults
-
Majhi, A.K., Agrawal, V.D., Jacob, J., Patnaik, L.M.: Line Coverage of Path Delay Faults. IEEE Trans. on VLSI Systems, 8, (2000) 610-613
-
(2000)
IEEE Trans. on VLSI Systems
, vol.8
, pp. 610-613
-
-
Majhi, A.K.1
Agrawal, V.D.2
Jacob, J.3
Patnaik, L.M.4
-
16
-
-
84944067501
-
Evaluation of the Quality of Testing Path Delay Faults under Restricted Input Assumption
-
in printing
-
Krasniewski, A.: Evaluation of the Quality of Testing Path Delay Faults Under Restricted Input Assumption. In: Proc. IEEE Int. On-Line Testing Symp. (2003) (in printing).
-
(2003)
Proc. IEEE Int. On-Line Testing Symp.
-
-
Krasniewski, A.1
|