An efficient TLM/T modeling and simulation environment based on conservative parallel discrete event principles

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Viaud, Emmanuel ^a   Pêcheux, François ^a   Greiner, Alain ^a  

^a UNIVERSITÉ PIERRE ET MARIE CURIE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; MULTIPROCESSING SYSTEMS;

MULTI-CLUSTERS MULTI-PROCESSORS; PARALLEL DISCRETE EVENT SIMULATION (PDES); SOFTWARE APPLICATIONS;

PARALLEL PROCESSING SYSTEMS;

EID: 34047148975     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244003     Document Type: Conference Paper

References (13)

1. Virtual Component Interface Standard, http://www.vsi.org.
2. R. E. Bryant. Simulation of packet communication architecture computer systems. Technical report, 1977.
3. L. Cai and D. Gajski. Transaction level modeling: an overview. In Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, pages 19-24. ACM Press, 2003.
4. F. Carbognani, C. K. Lennard, C. N. Ip, A. Cochrane, and P, Bates, Qualifying precision of abstract systeme models using the systeme verification standard. In DATE '03: Proceedings of the conference on Design, Automation and Test in Europe, page 20088, Washington, DC, USA, 2003. IEEE Computer Society.
5. K. M. Chandy and J. Misra. Distributed simulation: A case study in design and verification of distributed programs. IEEE Trans. on Softw. Eng, 5(5):440-452, 1979.
6. A. Donlin. Transaction level modeling: flows and use models. In CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 75-80. ACM Press, 2004.
7. A. Gerstlauer, D. Shin, R. Dömer, and D. Gajski. Systel-level communication modeling for network-on-chip synthesis. In ASP-DAC 2005, page 45. IEEE Computer Society, 2005.
8. Z. Kadi and P. Klein. Efficient passive-TLM and transaction management. In First North American SystemC User's Group Conference, 2004.
9. S. Pasricha. Transaction Level Modeling of SoC with SystemC. In Synopsys User Group Conference, 2002.
10. S. Pasricha, N. Dutt, and M. Ben-Romdhane. Extending the transaction level modeling approach for fast communication architecture exploration. In Proceedings of the 41st annual conference on Design automation, pages 113-118, 2004.
11. H. D. Patel and S. K. Shukla. Towards a heterogeneous simulation kernel for system level models: a SystemC kernel for synchronous data flow models. In Proceedings of the 14th ACM Great Lakes symposium on VLSI, pages 248-253. ACM Press, 2004.
12. A. Rose, S. Swan, J. Pierce, and J.-M. Fernandez. Transaction Level Modeling in SystemC. http://www.systemc.org, January 2005.
13. SoCLIB. A modelisation & simulation plat-form for system on chip, 2003. http://soclib.lip6.fr.