Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2007, Pages 11-18

  Khandelwal, Vishal ^a   Srivastava, Ankur ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

Gate sizing; Post silicon tunability; Stochastic optimization; Timing optimization; Variability

Indexed keywords

CONSTRAINT THEORY; OPTIMIZATION; SILICON COMPOUNDS; STATISTICAL METHODS; STOCHASTIC PROGRAMMING; TUNING;

GATE SIZING; POST-SILICON TUNABILITY; STOCHASTIC OPTIMIZATION; TIMING OPTIMIZATION; VARIABILITY;

GATE DIELECTRICS;

EID: 34748852011     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1231996.1232002     Document Type: Conference Paper

References (24)

1. A. Agrawal, K. Chopra, D. Blaauw, and V. Zolotov. "Circuit Optimization Using Statistical Static Timing Analysis". In DAC, pages 338-342, 2005.
2. A. Davoodi and A. Srivastava. "Variability-Driven Gate Sizing for Binning Yield Optimization". In Procs of DAC, 2006.
3. D. Sinha, N. V. Shenoy, and H. Zhou. "Statistical Gate Sizing for Timing Yield Optimization". In ICCAD, Nov. 2005.
4. E. Takahashi, Y. Kasai, M. Murakawa, and T. Higuchi . "A post-silicon clock timing adjustment using genetic algorithms ". In Digest of technical papers of the 2003 symposium on VLSI circuits, 2003.
5. E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, A.L. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. Memorandum No. UCB/ERL M92/41, Department of EECS. UC Berkeley, May 1992.
6. H. Chang and S. Sapatnekar. "Statistical Timing Analysis Considering Spatial Correlations Using a Single Pert-Like Traversal". In Procs of ICCAD, 2003.
7. H. Chang, V. Zolotov, S. Narayan, and C. Visweswariah. "Parameterized block-based statistical timing analysis with non-gaussian parameters". In Procs of DAC, 2005.
8. http://www.mosek.com.
9. J. Fishburn and A. Dunlop. "TILOS: A Posynomial Programming Approach to Transistor Sizing". In ICCAD, pages 326-328, 1985.
10. J. Singh, V. Nookala, Z. Luo, and S. Sapatnekar. "Robust Gate Sizing by Geometric Programming". In DAC, pages 315-320, July 2005.
11. Jeng-Liang Tsai, DongHyun Baik, Charlie Chung-Ping Chen, and Kewal K. Saluja. "A yield improvement methodology using pre- and post-silicon statistical clock scheduling". In Procs. of ICCAD, 2004.
12. Jeng-Liang Tsai, Lizheng Zhang and Charlie Chung-Ping Chen. "Statistical Timing Analysis Driven Post-Silicon-Tunable Clock-Tree Synthesis". In Procs. of ICCAD, 2005.
13. M. Mani, A. Devgan, and M. Orshansky. "An Efficient Algorithm for Statistical Minimization of Total Power under Timing Yield Constraints". In DAC, pages 309-314, July 2005.
14. M. R. Guthaus, N. Venkateswaran, C. Visweswariah, and V. Zolotov. "Gate Sizing Using Incremental Parameterized Statistical Timing Analysis". In ICCAD, Nov. 2005.
15. Patrick Mahoney, Eric Fetzer, Bruce Doyle, and Sam Naffziger. "Clock distribution on a dual-core multi-threaded Itanium-family processor ". In Digest of technical papers of the 2005 international solid-state circuits conference, 2005.
16. R. J-B Wets. Stochastic Programs with Fixed Recourse: The Equivalent Deterministic Program. In SIAM Review, pages 309-339, July 1974.
17. S. Bhardwaj, S. B.. K. Vrdhula. "Leakage Minimization of Nano-scale Circuits in the Presence of Systematic and Random Variations". In ICCAD, Nov. 2005.
18. S. Borkar et al. "Parameter Variations and Impact on Circuits and Microarchitecture". In Proc. Design Automation Conference, June 2003.
19. S. Boyd and L. Vandenberghe. Convex Optimization. Cambridge 2004.
20. S. Sapatnekar, V. B. Rao, P.M. Vaidya, and S. M. Kang. "An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization". In IEEE Transactions on CAD, pages 1621-1634, Nov. 1993.
21. Simon Tam, Stefan Rusu, Utpal Nagarji Desai, Robert Kim, Ji Zhang, and Ian Young. "Clock generation and distribution for the first IA-64 microprocessor". In IEEE Journal of Solid-State Circuits, pages 35(11):1545-1552, Nov 2000.
22. V. Khandelwal and A. Srivastava. "A General Framework for Accurate Statistical Timing Analysis Considering Correlations". In Procs of DAC, 2005.
23. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. "New paradigm of predictive MOSFET and interconnect modeling for early circuit design". In Proc. of CICC, pages 201-204, 2000.
24. Y. Zhan, A. J. Strojwas, X. Li, L. T. Pileggi, D. Newmark, and M. Sharma. " Correlation-aware Inboxstatistical timing analysis with nongaussian delay distributions". In Procs of DAC, 2005.