Analog and mixed-signal innovation: The process-circult-system-application interaction

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn , Issue , 2007, Pages 26-30

  Counts, Lewis ^a,b  

^a Analog Technology

^b ANALOG DEVICES INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCULAR CYLINDERS; COST FUNCTIONS; ELECTRONICS ENGINEERING; MEDICAL IMAGING; USER INTERFACES; WIRELESS LOCAL AREA NETWORKS (WLAN);

ANALOG FUNCTIONS; CIRCULT-SYSTEM-APPLICATION INTERACTION; MIXED-SIGNAL INNOVATION; WIRED NETWORKS;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 34548858161     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2007.373574     Document Type: Conference Paper

References (36)

1. R.J. Widlar, "Some Circuit Design Techniques for Linear Integrated Circuits," IEEE Trans. Circuit Theory, Vol. CT-12, pp. 586-590, Dec. 1965
2. R.J. Widlar, "New Approaches for the Design of Monolithic Operational Amplifiers," pp 10-11, 1969 IEEE International Solid-State Circuits Conference
3. R. Ahrons, M.Mitchell, "MOS Micropower Complementary Transistor Logic, pp 80-81 1965 International Solid State Circuits Conference
4. D. Fried, "Analog Sample-Data Filters," IEEE Journal of Solid Sate Circuits Vol. 7, NO 8, pp 302 304, August 1972
5. R. McCharles, D. Hodges "Charge Circuits for Analog LSI," IEEE Transactions on Circuits and Systems, Vol. CAS-25 No. 7, pp 490-497, July 1978
6. R. Brodersen,P.Gray,D.Hodges " MOS Switched-Capacitor Filters," Proceeding of the IEEE, Vol. 67, NO1, pp 61-74, January 1979
7. D.F. Hilbiber, "A New Semiconductor Voltage Standard," pp 32-33, 1964 International Solid State Circuits Conference
8. J. Brugler, "Silicon Transistor Biasing for Linear Collector Current Temperature Dependence," IEEE Journal of Solid State Circuits, pp 57-58, June 1967.
9. R. Widlar, "New Developments in IC Voltage Regulators," IEEE Journal of Solid-State Circuits, Vol. sc-6, NO 1. pp 2-7, February 1971
10. A. Brokaw, "A Simple Three-Terminal IC Bandgap Reference," pp 188-189, 1974 IEEE International Solid-State Circuits Conference
11. D. Breuer, "Some Techniques for Precision Monolithic Circuits Applied to an Instrumentation Amplifier," IEEE Journal of Solid-State Circuits, Vol. SC-3, No. 4, pp 331-341 December 1968
12. P. Holloway,M.Norton, "A High Yield, Second Generation 10-Bit Monolithic DAC," pp 106-107, 1976 IEEE International Solid-State Circuits Conference
13. M. Rubin, R.O'Day,R.Jenkins "System/Circuit Device Considerations in the Design and Development of a D/A and A/D Integrated Circuits Family," pp 16-17, 1967 International Solid-State Circuits Conference
14. J. Price, "A Passive Laser-Trimming Technique to Improve D/A Linearity," pp 104-105, 1976 IEEE International Solid-State Circuits Conference
15. G. Erdi, "A precision Trim Technique for Monolithic Analog Circuits," pp 192-193 2975 IEEE International Solid-State Circuits Conference
16. R. van de Plassche, "Dynamic Element Matching for High-Accuracy Monolithic D/A Converters," pp 148-149, 1976 IEEE International Solid-State Circuits Conference
17. S. Lewis,P.Gray "A Pipeline 5-Msample/s 9-bit Analog-to-Digital Converter," IEEE Journal of Solid State Circuits, Vol. SC-22, NO 5, pp 954-961, December 1987
18. B. Gilbert, "A Precise Four-Quadrant Multiplier with Subnanosecond Response," IEEE Journal of Solid-State Circuits, Vol. sc-3, NO. 4, pp 365-373, December 1968
19. J. McNeill,M.Coln,B.Larivee "A Split-ADC Architecture for Deterministic Digital Background Calibration of a 16b 1MS/s ADC," pp 276-277, IEEE 2005 ISSCC
20. J. Candy, G. Temes, "Over Sampling Methods for A/D and D/A Conversion,:" pp 1-29 in "Over Sampling Delta Sigma Data Converters" IEEE Press 1992
21. M. Brandolini,P.Rossi,D.Sanzogni,et al., "A+78dBm CMOS Direct Down Conversion Mixer for Fully Integrate UMTS Receivers," IEEE Journal of Solid State Circuits Vol. 41 NO 3, pp 552-559, March 2006
22. 2 Radio," IEEE Journal of Solid State Circuits Vol. 41 No 3, pp 540-551, March 2006
23. O. Charlon, M.Locher,H.A.Visser,et al., "A Low-Power High-Performance SiGe BiCMOS 802.11 a/b/g Transceiver IC for Cellular and Bluetooth Co-Existence Applications," IEEE Journal of Solid-State circuits, Vol. 41, NO7, pp 1503-1512, July 2006
24. C. Soens, G.Van der Plas,M.Badaroglu,et al., "Modeling of Substrate Noise Generation, Isolation, and Impact for an LC-VCO and a Digital Modem on a Lightly-Doped Substrate," IEEE Journal of Solid State Vol. 41 NO 9, pp 2040-2051, September 2006
25. S. Hazenboom,T.S.Fiez,K.Mayaram "A Comparison of Substrate Noise Coupling in Light and Heavily Doped CMOS Processes for 2.4-GHz LNAs", IEEE Journal of Solid State Circuits," Vol. 41 NO 3, pp 574-587, March 2006
26. J. Knickerbocker,C.Patel,P.Andry, et al., "3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias," IEEE Journal of Solid State Circuits Vol. 41 NO 8, pp 1718-1725, August 2006
27. J. Wilson,R.Youell,T.Richards, et al., "A Single-Chip VHF and UHF Receiver for Radio Paging," IEEE Journal of Solid-State Circuits, Vol. 26, NO 12, pp 1944-1950, December 1991
28. Leeson, D.B., "A Simple Model of Feedback Oscillator Noise Spectrum," IEEE Proceedings, Vol. 54, Issue 2, pp 329-330, February, 1966
29. A. Abidi, "Phase Noise and Jitter in CMOS Ring Oscillators," IEEE Journal of Solid State Circuits Vol. 41, NO. 8, pp 1803-1816, August 2006
30. J. Craninckx,M.Steyaert "A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductor," IEEE Journal of Solid-State Circuits, Vol. 32 NO. 5, pp 116-120, May 1997
31. A. Ali,C.Dillon,R.Sneed, et al., "A14-bit 125 MS/s IF/RF Sampling Pipelined ADC with 100 dB SFDR and 50fs Jitter, IEEE Journal of Solid State Circuits, Vol. 41 NO 8, pp 1846, August 2006
32. R. Walden, "Analog-to-Digital converter Survey and Analysis," IEEE Journal on Selected Areas in Communication, Vol. 17, NO, 4, pp 539-550, April 1999
33. K. Muhammad, Y.-C.Ho,T.L.Mayhugh,et al., "The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90-nm Digital CMOS Process," IEEE Journal of Solid State Circuits, Vol. 41, NO 8, pp 1772-1783, August 2006
34. T. Sepke,J.Fiorenza,C.Sodini, et al., "Comparator-Base Switched-Capacitor Circuits for Scaled CMOS Technologies," pp 220-221, 2006 IEEE International Solid State Circuits Conference
35. M. Yoshioka,M.Kudo,K.Gotoh, et al., "A10b 125MS/S 40mW Pipelined ADC in 0.18 m CMOS," pp 282-283, 2005 IEEE International Solid State Circuits Conference
36. S Pipelined ADC with Op Amp Current Reuse," pp 216-217, 2006 IEEE International Solid State Circuits Conference.