A comparison of substrate noise coupling in lightly and heavily doped CMOS processes for 2.4-GHz LNAs

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 3, 2006, Pages 574-587

  Hazenboom, Scott ^a,b   Mayaram, Kartikeya ^a,c,d  

^a IEEE   (United States)

^b Advanced Navigation and Positioning   (United States)

^c Oregon State University   (United States)

^d OREGON STATE UNIVERSITY   (United States)

Author keywords

Amplifiers; Heavily doped substrate; Lightly doped substrate; Low noise amplifier; Noise coupling; Substrate noise coupling

Indexed keywords

HEAVILY DOPED SUBSTRATE; LIGHTLY DOPED SUBSTRATE; LOW-NOISE AMPLIFIER; NOISE COUPLING; SUBSTRATE NOISE COUPLING;

BROADBAND AMPLIFIERS; COMPUTER SIMULATION; IMPULSE NOISE; INTERMODULATION; SUBSTRATES; TOPOLOGY;

CMOS INTEGRATED CIRCUITS;

EID: 33644690404     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.869790     Document Type: Article

References (24)

1. T. H. Lee, "CMOS RF: no longer an oxymoron," in Proc. IEEE RFIC Symp., Jun. 1999, pp. 3-6.
2. D. Leenaerts and P. DeVreede, "Influence of substrate noise on RF performance," in Proc. Eur: Solid-State Circuits Conf., Sep. 2000, pp. 255-258.
3. M. Xu, D. K. Su, D. K. Shaeffer, T. H. Lee, and B. A. Wooley, "Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS receiver," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 473-485, Mar. 2001.
4. C. Soens, C. Crunelle, P. Wambacq, G. Vandersteen, S. Donnay, Y. Rolain, M. Kuijk, and A. Barel, "Characterization of substrate noise impact on RF CMOS integrated circuits in lightly doped substrates," in Proc. IMTC'03, May 2003, pp. 1303-1308.
5. R. Gharpurey and R. G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 344-353, Mar. 1996.
6. S. Adluri, "Contributions to substrate noise due to supply coupling and pin parasitics," M.S. thesis, Oregon State Univ., Corvallis, OR, Nov. 2003.
7. Y. Ge and K. Mayaram, "A comparative analysis of CMOS low noise amplifiers for RF applications," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, 1998, pp. 349-352.
8. D. K. Shaeffer and T. H. Lee, "A 1.5 V, 1.5 GHz CMOS low noise amplifier," IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 745-759, May 1997.
9. J. T. Colvin, S. S. Bhatia, and K. K. O, "Effects of substrate resistances on LNA performance and a bondpad structure for reducing the effects in a silicon bipolar technology," IEEE J. Solid-State. Circuits, vol. 34, no. 9, pp. 1339-1344, Sep. 1999.
10. M. T. Yang and Y. J. Wang, "TSMC 0.25-μm mixed signal 1P5M+ salicide 2.5 V/3.3 V RF SPICE models," Taiwan Semiconductor Manufacturing Co., Taiwan R.O.C., Document T-025-MM-SP-005, Jul. 2001.
11. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. New York: Cambridge Univ. Press, 2002.
12. J. J. Zhou and D. J. Allstot, "Monolithic transformers and their application in a differential CMOS RF low-noise amplifier," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2020-2027, Dec. 1998.
13. D. K. Shaeffer, A. R. Shahani, S. S. Mohan, H. Samavati, H. R. Rategh, M. M. Hershenson, M. Xu, C. Yue, D. J. Eddleman, and T. H. Lee, "A 115-mW, 0.5 μm CMOS GPS receiver with wide dynamic-range active filters," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2219-2231, Dec. 1998.
14. J. C. Huang, R. Weng, C. Hsiao, and K. Lin, "A 2 V 2.4 GHz fully integrated CMOS LNA with Q-enhancement circuit," in Proc. APMC, vol. 3, Dec. 2001, pp. 1028-1031.
15. F. Svelto, S. Deantoni, G. Montagna, and R. Castello, "An 8 mA, 3.8 dB NF, 40 dB gain CMOS front-end for GPS applications," in Proc. ISLPED, Jul. 2000, pp. 279-283.
16. X. Yang, T. Wu, and J. McMacken, "Design of LNA at 2.4 GHz using 0.25-μm technology," in Proc. Silicon Monolithic Integrated Circuits in RF Systems Topical Meeting, Sep. 2001, pp. 12-14.
17. F. Behbahani, J. C. Leete, Y. Kishigami, A. Roithmeier, K. Hoshino, and A. A. Abidi, "A 2.4-GHz low-IF receiver for wide-band WLAN in 0.6-μ. m CMOS - architecture and frontend," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1908-1916, Dec. 2000.
18. M. Kamon, C. Smithhisler, and J. White, "FastHenry User's Guide," Massachusetts Inst. Technol., Cambridge, MA, 1996.
19. K. Nabors, S. Kim, J. White, and S. Senturia, "FastCap User's Guide," Massachusetts Inst. Technol., Cambridge, MA, 1992.
20. N. K. Verghese, "Extraction and simulation techniques for substrate coupled noise in mixed-signal integrated circuits," Ph.D. dissertation, Carnegie Mellon University, Pittsburgh, PA, Aug. 1995.
21. C. Xu, K. Mayaram, and T. Fiez, "EPIC User's Manual," Sch. EECS, Oregon State Univ., Corvallis, OR, 2003.
22. A. L. L. Pun, T. Yeung, J. Lau, F. J. R. Clement, and D. K. Su, "Substrate noise coupling through planar spiral inductor," IEEE J. Solid-State Circuits, vol. 33, no. 6, pp. 877-884, Jun. 1998.
23. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001.
24. W. Sansen, "Distortion in elementary transistor circuits," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 3, pp. 315-325, Mar. 1999.