A study on impact of leakage current on dynamic power

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 1069-1072

  Rastogi, Ashesh ^a   Ganeshpure, Kunal ^a   Kundu, Sandip ^a  

^a University of Massachusetts   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTATION THEORY; COMPUTER SIMULATION; ELECTRIC NETWORK ANALYSIS; MATHEMATICAL MODELS; SWITCHING;

BAND-TO-BAND-TUNNELING (BTBT); BENCHMARK CIRCUITS; DYNAMIC POWER;

LEAKAGE CURRENTS;

EID: 34548832569     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378194     Document Type: Conference Paper

References (15)

1. http://www.itrs.net/Common/2004Update/2004_03_PI.DS.pdf: International Roadmap for Semiconductors
2. S. Mukhopadhyay, A. Raychowdhury, K. Roy, "Accurate Estimation of Total Leakage Current in Scaled CMOS Logic Circuits Based on Compact Current Modeling," DAC 2003, Proceedings, pp. 169-174
3. S. Mukhopadhyay, S. Bhunia, K. Roy, "Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits," DATE 2005, Proceedings, pp. 224-229 Vol. 1
4. R. Brown, J. Burns, A. Devgan, R. Brown, "Efficient Techniques for Gate Leakage Estimation," ISLPED '03, pp. 100-103
5. C. Hu et al., "BSIM4 Gate Leakage Model Including Source-Drain Partition," International Electron Device Meeting 2000, pp. 815-818
6. C. Hu et al., "BSIM4.5.0 MOSFET Model", User's Manual, 2004
7. D. Chai, A. Kuehlmann, "Circuit-based preprocessing of ILP and its applications in leakage minimization, and power estimation", International Conference on Computer Design 2004, pp. 387-392
8. SIS: Logic Synthesis of Synchronous and Asynchronous Sequential Circuit program, UC Berkeley
9. Y. Cao, M. Orhansky, T. Sato, D. Sylvester, C. Hu et al., "Spice up your MOSFET Modeling", Circuits and Device Magazine, IEEE 2003, pp. 17-23 Vol. 19, Issue 4
10. D. Lee, W. Kwong, D. Blaauw, D. Sylvester, "Simultaneous Subthreshold and Gate-Oxide Tunneling Leakage Current Analysis in Nanometer CMOS Design", ISQED '03, pp. 287-292
11. R. Gu, M. Elmasry, "Power Dissipation Analysis and Optimization of Deep Submicron CMOS Digital Circuits", IEEE Journal of Solid-State Circuits, pp. 707-714, Vol. 31 No. 5, May 1996
12. W. Hung, Y. Xie, N. Vijakrishnan, M. Kandemir, M.J. Irwin, Y. Tsai, "Total Power Optimization through Simultaneously Multiple-VDD Multiple-VTH Assignment and Device Sizing with Stack Forcing", ISLPED '04, pp. 144-149
13. T. Karnik, Ye Yibin, J. Tschanz, Wei Liqiong, S.Burns, V. Govindarajulu, V. De, S. Borkar, "Total Power Optimization By Simultaneous Dual-Vt Allocation and device sizing in high performance microprocessors", DAC 2002, pp. 486-491
14. A.J. Bhavnagarwala, B.L. Austin, K.A. Bowman, J.D. Meindl, "A minimum total power methodology for projecting limits on CMOS GSI", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, Issue 3, Jun 2000, pp. 235-251
15. Michael S. Hsiao, Elizabeth M. Rudnick, and Janak H. Patel, "Peak Power Estimation of VLSI Circuits: New Peak Power Measures," IEEE Transactions On Very Large Scale Integration Systems, vol. 8, no. 4, August 2000