메뉴 건너뛰기




Volumn I, Issue , 2005, Pages 224-229

Modeling and analysis of loading effect in leakage of nano-scaled bulk-CMOS logic circuits

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC LOADS; ELECTRIC POTENTIAL; LEAKAGE CURRENTS; TOPOLOGY; TRANSISTORS; TUNNEL JUNCTIONS;

EID: 33646904250     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.210     Document Type: Conference Paper
Times cited : (16)

References (11)
  • 1
    • 0042697357 scopus 로고    scopus 로고
    • Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits
    • Feb
    • K. Roy. et al. "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits", Proceeding of IEEE, Feb, 2003.
    • (2003) Proceeding of IEEE
    • Roy, K.1
  • 2
    • 0042090415 scopus 로고    scopus 로고
    • Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling
    • S. Mukhopadhyay et al., "Accurate Estimation of Total Leakage Current in Scaled CMOS Logic Circuits Based on Compact Current Modeling", Proceedings of DAC, 2003.
    • (2003) Proceedings of DAC
    • Mukhopadhyay, S.1
  • 7
    • 33646935116 scopus 로고    scopus 로고
    • BSIM Group, UC Berkeley
    • BSIM4.2.1 MOSFET Model, BSIM Group, UC Berkeley, http://www-device.eecs. berkeley.edu/~bsim3/
    • BSIM4.2.1 MOSFET Model
  • 10
    • 1542329235 scopus 로고    scopus 로고
    • Modeling and estimation of total leakage current in CMOS devices considering the effect of parameter variation
    • S. Mukhopadhyay et al., "Modeling and estimation of total leakage current in CMOS devices considering the effect of parameter variation", Proceedings of ISLPED, 2003.
    • (2003) Proceedings of ISLPED
    • Mukhopadhyay, S.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.