Circuit-based preprocessing of ILP and Its applications in leakage minimization and power estimation

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2004, Pages 387-392

  Chai, Donald ^a   Kuehlmann, Andreas ^a,b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b CADENCE DESIGN SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; COMPUTER AIDED DESIGN; COMPUTER CIRCUITS; COMPUTER SIMULATION; CONSTRAINT THEORY; GRAPH THEORY; INTEGER PROGRAMMING; LEAKAGE CURRENTS; LOGIC PROGRAMMING; MATHEMATICAL MODELS; OPTIMIZATION; RANDOM PROCESSES; VECTORS;

CIRCUIT GATES; CIRCUIT GRAPHS; INTEGER LINEAR PROGRAMS (ILP); RANDOM SIMULATION;

LINEAR PROGRAMMING;

EID: 17644373135     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. A. Kuehlmann, M. K. Ganai, and V. Paruthi, "Circuit-based Boolean reasoning," in Proceedings of the 38th ACM/IEEE Design Automation Conference, pp. 232-237, June 2001.
2. J. P. Halter and F. N. Najm, "A gate-level leakage power reduction method for ultra-low-power CMOS circuits," in IEEE Custom Integrated Circuits Conference, pp. 442-445, 1997.
3. S. R. Naidu and E. Jacobs, "Minimizing stand-by leaking power in static CMOS circuits," in Design Automation and Test in Europe, pp. 370-376, 2001.
4. S. Devadas, K. Keutzer, and J. White, "Estimation of power dissipation in CMOS combinational circuits using boolean function manipulation," IEEE Transactions on CAD, vol. 11, pp. 373-383, Mar. 1992.
5. H. Kriplani, F. Najm, and I. Hajj, "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations and their resolution," IEEE Transactions on CAD, vol. 14, pp. 998-1012, Aug. 1995.
6. G. Nemhauser and L. A. Wolsey, Integer and Combinatorial Optimization. Wiley, 1988.
7. R. Fortet, "Applications de l'algebre de Boole en recherche operationelle," Revue Francaise de Recherche Operationelle, vol. 4, pp. 17-26, 1960.
8. R. E. Bryant and Y.-A. Chen, "Verification of arithmetic circuits with binary moment diagrams," in Design Automation Conference, pp. 535-541, 1995.
9. A. Kuehlmann and F. Krohm, "Equivalence checking using cuts and heaps," in Proceedings of the 34th ACM/IEEE Design Automation Conference, pp. 263-268, June 1997.
10. J. Jain, J. Bitner, D. S. Fussel, and J. A. Abraham, "Probabilistic design verification," in Digest of Technical Papers of the IEEE International Conference on Computer-Aided Design, pp. 468-471, November 1991.
11. D. Chai and A. Kuehlmann, "A fast pseudo-Boolean constraint solver," in Design Automation Conference, pp. 830-835, 2003.
12. M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an efficient SAT solver," in Proceedings of the 38th ACM/IEEE Design Automation Conference, (Las Vegas, Nevada), pp. 530-535, June 2001.
13. E. Sentovich et al., "SIS: A system for sequential circuit synthesis," Tech. Rep. UCB/ERL M91/41, UC Berkeley, May 1992.
14. M. S. Hung, W. O. Rom, and A. D. Waren, Optímization with IBM OSL. Scientific Press, 1993.
15. Z. Chen, M. Johnson, L. Wei, and K. Roy, "Estimation of standby leakage power in cmos circuits considering accurate modeling of transistor stacks," in International Symposium on Low Power Electronic Design, pp. 239-244, 1998.