메뉴 건너뛰기




Volumn , Issue , 2007, Pages 882-887

Incremental ABV for functional validation of TL-to-RTL design refinement

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; VERIFICATION;

EID: 34548354658     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364404     Document Type: Conference Paper
Times cited : (31)

References (24)
  • 3
    • 21644483927 scopus 로고    scopus 로고
    • Synopsys Inc, White paper
    • Synopsys Inc. Assertion-Based Verification, 2003. White paper. www.synopsys.com.
    • (2003) Assertion-Based Verification
  • 7
    • 33644988200 scopus 로고    scopus 로고
    • Design for Verification of SystemC Transaction Level Models
    • A. Habibi and S. Tahar. Design for Verification of SystemC Transaction Level Models. In IEEE DATE, pp. 560-565. 2005.
    • (2005) IEEE DATE , pp. 560-565
    • Habibi, A.1    Tahar, S.2
  • 8
    • 34548334047 scopus 로고    scopus 로고
    • Doulos and Mentor Graphics. Verification Methodology in a Mixed Language Environment. In Solutions Workshop 3 at IEEE DATE. 2006.
    • Doulos and Mentor Graphics. Verification Methodology in a Mixed Language Environment. In Solutions Workshop 3 at IEEE DATE. 2006.
  • 9
    • 34547757490 scopus 로고    scopus 로고
    • On PSL Properties Re-use in SoC Design Flow based on Transaction Level Modeling
    • N. Bombieri, A. Fedeli, and F. Fummi. On PSL Properties Re-use in SoC Design Flow based on Transaction Level Modeling. In IEEE MTV. 2005.
    • (2005) IEEE MTV
    • Bombieri, N.1    Fedeli, A.2    Fummi, F.3
  • 10
    • 84943596560 scopus 로고    scopus 로고
    • Verification of Transaction-Level SystemC Models Using RTL Testbenches
    • R. Jindal and K. Jain. Verification of Transaction-Level SystemC Models Using RTL Testbenches. In ACM/IEEE MEMOCODE, pp. 199-203. 2003.
    • (2003) ACM/IEEE MEMOCODE , pp. 199-203
    • Jindal, R.1    Jain, K.2
  • 12
    • 0032641927 scopus 로고    scopus 로고
    • Coverage Estimation for Symbolic Model Checking
    • Y Hoskote, T. Kam, P. H. Ho, and X. Zao. Coverage Estimation for Symbolic Model Checking. In Proc. of ACM/IEEE DAC, pp. 300-305. 1999.
    • (1999) Proc. of ACM/IEEE DAC , pp. 300-305
    • Hoskote, Y.1    Kam, T.2    Ho, P.H.3    Zao, X.4
  • 13
    • 84957035600 scopus 로고    scopus 로고
    • Have I Written Enough Properties? - A Method of Comparison between Specification and Implementation
    • S. Katz, O. Grumberg, and D. Geist. Have I Written Enough Properties? - A Method of Comparison between Specification and Implementation. In Proc. of IFIP CHARME, pp. 280-297. 1999.
    • (1999) Proc. of IFIP CHARME , pp. 280-297
    • Katz, S.1    Grumberg, O.2    Geist, D.3
  • 15
    • 0042134884 scopus 로고    scopus 로고
    • N. Jayakumar, M. Purandare, andF. Somenzi. Dos and Don'ts of CTL State Coverage Estimation. In Proc. of ACM/IEEE DAC, pp. 292-295. 2003.
    • N. Jayakumar, M. Purandare, andF. Somenzi. Dos and Don'ts of CTL State Coverage Estimation. In Proc. of ACM/IEEE DAC, pp. 292-295. 2003.
  • 16
    • 33744492102 scopus 로고    scopus 로고
    • Coverage of Formal Properties based on a High-Level Fault Model and Functional ATPG
    • F. Fummi, G. Pravadelli, and F. Toto. Coverage of Formal Properties based on a High-Level Fault Model and Functional ATPG. In IEEE ETS, pp. 162-167. 2005.
    • (2005) IEEE ETS , pp. 162-167
    • Fummi, F.1    Pravadelli, G.2    Toto, F.3
  • 17
    • 84945708698 scopus 로고
    • An axiomatic basis for computer programming
    • C. Hoare. An axiomatic basis for computer programming. Communications of the ACM, vol. 12(10):pp. 576-585, 1969.
    • (1969) Communications of the ACM , vol.12 , Issue.10 , pp. 576-585
    • Hoare, C.1
  • 19
    • 84944389716 scopus 로고    scopus 로고
    • FoCs - Automatic Generation of Simulation Checkers from Formal Specifications
    • CAV, of, Springer-Verlag
    • Y. Abarbanel, I. Beer, L. Gluhovsky, S. Keidar, and Y. Wolfsthal. FoCs - Automatic Generation of Simulation Checkers from Formal Specifications. In CAV), vol. 1855 of LNCS, pp. 538-542. Springer-Verlag, 2000.
    • (2000) LNCS , vol.1855 , pp. 538-542
    • Abarbanel, Y.1    Beer, I.2    Gluhovsky, L.3    Keidar, S.4    Wolfsthal, Y.5
  • 20
    • 34548346286 scopus 로고    scopus 로고
    • LOTOS code generation for model checking of STBus based SoC: The STBus interconnection
    • P. Wodey, G. Camarroque, F. Baray, R. Hersemeule, and J.-P. Cousin. LOTOS code generation for model checking of STBus based SoC: the STBus interconnection. In ACM/IEEE MEMOCODE, pp. 204-213. 2003.
    • (2003) ACM/IEEE MEMOCODE , pp. 204-213
    • Wodey, P.1    Camarroque, G.2    Baray, F.3    Hersemeule, R.4    Cousin, J.-P.5
  • 22
    • 34047134555 scopus 로고    scopus 로고
    • Functional Verification Methodology Based on Formal Interface Specificaton and Transactor Generation
    • F. Balarin and R. Passerone. Functional Verification Methodology Based on Formal Interface Specificaton and Transactor Generation. In IEEE DATE. 2006.
    • (2006) IEEE DATE
    • Balarin, F.1    Passerone, R.2
  • 24
    • 33748614848 scopus 로고    scopus 로고
    • Design and Implementation of Transducer for ARM-TMS Communication
    • H. Cho, S. Abdi, and D. Gajski. Design and Implementation of Transducer for ARM-TMS Communication. In Proc. of IEEE ASP-DAC, pp. 126-127. 2006.
    • (2006) Proc. of IEEE ASP-DAC , pp. 126-127
    • Cho, H.1    Abdi, S.2    Gajski, D.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.