|
Volumn I, Issue , 2005, Pages 560-565
|
Design for verification of SystemC transaction level models
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER ARCHITECTURE;
COMPUTER PROGRAMMING LANGUAGES;
COMPUTER SIMULATION;
DIGITAL LIBRARIES;
INFORMATION TECHNOLOGY;
MATHEMATICAL MODELS;
MICROPROCESSOR CHIPS;
ABSTRACT STATE MACHINES (ASM);
GENERIC MASTER/SLAVE ARCHITECTURE;
SYSTEMC LIBRARY;
TRANSACTION LEVEL MODELING;
SYSTEMS ANALYSIS;
|
EID: 33644988200
PISSN: 15301591
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/DATE.2005.112 Document Type: Conference Paper |
Times cited : (28)
|
References (12)
|