메뉴 건너뛰기




Volumn 2005, Issue , 2005, Pages 162-167

Coverage of formal properties based on a high-level fault model and functional ATPG

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); MATHEMATICAL MODELS;

EID: 33744492102     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ETS.2005.12     Document Type: Conference Paper
Times cited : (12)

References (10)
  • 1
    • 0003581143 scopus 로고
    • Kluwer Academic Publishers, Norwell Massachusetts
    • K. L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, Norwell Massachusetts, 1993.
    • (1993) Symbolic Model Checking
    • McMillan, K.L.1
  • 2
    • 0032641927 scopus 로고    scopus 로고
    • Coverage estimation for symbolic model checking
    • Y. Hoskote, T. Kam, P. H. Ho, and X. Zao. Coverage Estimation for Symbolic Model Checking. In Proc. of ACM/IEEE DAC, pp. 300-305. 1999.
    • (1999) Proc. of ACM/IEEE DAC , pp. 300-305
    • Hoskote, Y.1    Kam, T.2    Ho, P.H.3    Zao, X.4
  • 4
    • 84957035600 scopus 로고    scopus 로고
    • Have I written enough properties? - A method of comparison between specification and implementation
    • S. Katz, O. Grumberg, and D. Geist. Have I Written Enough Properties? - A Method of Comparison between Specification and Implementation. In Proc. of IFIP CHARME, pp. 280-297. 1999.
    • (1999) Proc. of IFIP CHARME , pp. 280-297
    • Katz, S.1    Grumberg, O.2    Geist, D.3
  • 7
    • 0003680455 scopus 로고    scopus 로고
    • Symbolic functional vector generation for VHDL specifications
    • F. Ferrandi, F. Fummi, L. Gerli, and D. Sciuto. Symbolic functional vector generation for VHDL specifications. In Proc. of IEEE DATE, pp. 442-446. 1999.
    • (1999) Proc. of IEEE DATE , pp. 442-446
    • Ferrandi, F.1    Fummi, F.2    Gerli, L.3    Sciuto, D.4
  • 8
    • 0035392814 scopus 로고    scopus 로고
    • Coverage metrics for functional validation of hardware design
    • S. Taziran and K. Keutzer. Coverage Metrics for Functional Validation of Hardware Design. IEEE Design and Test of Computers, vol. 18(4):pp. 36-45, 2001.
    • (2001) IEEE Design and Test of Computers , vol.18 , Issue.4 , pp. 36-45
    • Taziran, S.1    Keutzer, K.2
  • 9
    • 0029238629 scopus 로고
    • Efficient generation of counterexamples and witnesses in symbolic model checking
    • E. Clarke, O. Grumberg, K. McMillan, and X.Zhao. Efficient Generation of Counterexamples and Witnesses in Symbolic Model checking. In Proc. of ACM/IEEE DAC, pp. 427-432. 1995.
    • (1995) Proc. of ACM/IEEE DAC , pp. 427-432
    • Clarke, E.1    Grumberg, O.2    McMillan, K.3    Zhao, X.4
  • 10
    • 84944389716 scopus 로고    scopus 로고
    • FoCs - Automatic generation of simulation checkers from formal specifications
    • Proc. of CAV, . Springer-Verlag
    • Y. Abarbanel, I. Beer, L. Gluhovsky, S. Keidar, and Y. Wolfsthal. FoCs - Automatic Generation of Simulation Checkers from Formal Specifications. In Proc. of CAV, vol. 1855 of LNCS, pp. 538-542. Springer-Verlag, 2000.
    • (2000) LNCS , vol.1855 , pp. 538-542
    • Abarbanel, Y.1    Beer, I.2    Gluhovsky, L.3    Keidar, S.4    Wolfsthal, Y.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.