DRIM: A low power dynamically reconfigurable instruction memory hierarchy for embedded systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 1343-1348

  Ge, Zhiguo ^a   Wong, Weng Fai ^a   Lim, Hock Beng ^b  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b Signapore Technologies Engineering   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; PROGRAM PROCESSORS;

INSTRUCTION MEMORY HIERARCHY; SCRATCHPAD MEMORY (SPM);

HIERARCHICAL SYSTEMS;

EID: 34548318980     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364484     Document Type: Conference Paper

References (18)

1. David H. Albonesi. Selective cache ways: on-demand cache resource allocation. In Proceedings of MICRO-32, pages 248-259, 1999.
2. Rajeshwari Babakar, Stefan Steinke, Bo-Sik Lee, M. Balakrishnan, and Peter Marwedel. Scratchpad memory: A design alternative for cache on-chip memory in embedded systems. In Proc. of CODES '02, pages 73-78.
3. Doug Burger and Todd M. Austin. The simplescalar tool set, version 2.0. Technical Report #1342, University of Wisconsin-Madison Computer Sciences Department, May 1997.
4. Andhi Janapstya et. al. Hardware/software managed scratchpad memory for embedded system. In ICCAD '04, 2004.
5. Aviral Shrivastava et. al. Compilation techniques for energy reduction in horizontally partitioned cache architectures. In Proc. of CASES'05, pages 90-96, 2005.
6. Kondo M et. al. SCIMA: Software controlled integrated memory architecture for high performance computing. In Proc. of ICCD '2000, pages 105-111, 2000.
7. M. Balakrishnan et. al. Reducing energy consumption by dynamic copying of instructions onto onchip memory. In Proc. of ISSS'02, pages 213-218, Kyoto, Japan, October 2002.
8. Matthew R. Guthaus et. al. Mibench: A free, commercially representative embedded benchmark suite. IEEE 4th Annual Workshop on Workload Characterization, December 2001.
9. Federico Angiolini et.al. A post-compiler approach to scratchpad mapping of code. In Proc. of CASES '04, pages 259-267, September 2004.
10. Yanbing Li et.al. Hardware-software co-design of embedded reconfigurable architectures. In Proc. of DAC '00, pages 507-512.
11. Zhiguo Ge, Weng Fai Wong, and Hock Beng Lim. A reconfigurable instruction memory hierarchy for embedded systems. In Proc. of FPL'05, pages 7-12, 2005.
12. C. Lee, M. Potkonjak, and W. Mangione-Smith. Mediabench: A tool for evaluating multimedia and communications systems. In Proceedings of the Micro-30, December 1997.
13. Karl Pettis and Robert C. Hansen. Profiling guided code positioning. In Proc. of PLDI'90, pages 16-27.
14. Ranjiv A. Ravindran. Compiler managed dynamic instruction placement in a low-power code cache. In Proc. of CGO'05, pages 179-190.
15. Tom van der Aa et al. Instruction buffering exploration for low energy vliws with instruction clusters. In Proc. of ASP-DAC'04, pages 824-829, 2004.
16. Manish Verma, Lars Wehmeyer, and Peter Marwedel. Cache-aware scratchpad allocation algorithm. In Proc. of DATE '04, pages 1264-1269.
17. Steven J. E. Wilton and Norman P. Jouppi. Cacti: An enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuits, 31(5):677-688, May 1996.
18. Chuanjun Zhang, Frank Vahid, and Walid Najjar. A highly configurable cache architecture for embedded systems. In Proc. of ISCA-30, pages 136-146, 2003.