Hardware/software managed scratchpad memory for embedded system

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 370-377

  Janapsatya, Andhi ^a   Parameswaran, Sri ^a,b   Ignjatović, Aleksandar ^a,b  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b Natl Info/Commun T Australia   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CACHE MEMORY; CODES (SYMBOLS); COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; DATA STORAGE EQUIPMENT; DYNAMIC RANDOM ACCESS STORAGE; ENERGY UTILIZATION; HEURISTIC PROGRAMMING; STATIC RANDOM ACCESS STORAGE;

CACHE SYSTEMS; ENERGY SAVINGS; HEURISTIC ALGORITHMS; SCRATCHPAD MEMORY;

EMBEDDED SYSTEMS;

EID: 16244423318     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. K. Lahiri et al., "Communication Architecture Based Power Management for Battery Efficient System Design," DAC, 2002.
2. J. Luo and N. K. Jha, "Power-profile Driven Variable Voltage Scaling for Heterogeneous Distributed Real-time Embedded Systems," VLSI Design, 2003.
3. F. Sun et al., "Custom-Instruction Synthesis for Extensible-Processor Platforms," TCAD, 2004.
4. J. M. Rabaey, "Digital Integrated Circuits: A Design Perspective," Prentice Hall, 1996.
5. J. Kin et al., "The Filter Cache: An Energy Efficient Memory Structure," IEEE Micro, 1997.
6. J. Montanaro et al., "A 160MHz, 32b, 0.5W CMOS RISC microprocessor," JSSC, vol.31 (11), pp. 1703-1712, 1996.
7. R. Banakar et.al., "Scratchpad Memory: A Design Alternative for Cache On-chip Memory in Embedded Systems," CODES, 2002.
8. O. Avissar and R Barua, "An Optimal Memory Allocation Scheme for Scratch-Pad-Based Embedded Systems," ACM Trans. on Embedded Computing Systems, vol. 1, pp. 6-26, 2002.
9. P.R. Panda, "Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications," European Design and Test Conference, Proceedings of, 1997.
10. M. Kandemir and A. Choudhary, "Compiler-Directed Scratch Pad Memory Hierarchy Design and Management," DAC, 2002.
11. F. Angiolini et.al., "Polynomial-Time Algorithm for On-Chip Scratchpad Memory Partitioning," CASES, 2003.
12. S. Udayakumaran and R. Barua, "Compiler-Decided Dynamic Memory Allocation for Scratch-Pac Based Embedded Systems," CASES, 2003.
13. S. Steinke et.al., "Assigning Program and Data Objects to Scratchpad for Energy Reduction," DATE, 2002.
14. S. Steinke et.al., "Reducing Energy Consumption by Dynamic Copying of Instructions onto Onchip Memory," ISSS, 2002.
15. D. Burger and T. M. Austin, "The SimpleScalar Tool Set, Version 2.0," TR-CS-1342, University of Wisconsin-madison, June 1997.
16. P. Bartlett et.al., "Profiling in the ASP Codesign Environment," Journal of Systems Architecture, vol. 46, no. 14, pp. 1263-1274, Elsevier, Netherlands, Dec. 2000.
17. M. R. Garey and D. S. Johnson, "Computers and Intractability," W. H. Freeman and Company, New York, 2000.
18. D. Brooks et.al., "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," ISCA, 2000.
19. P. Shivakumar and N. P. Jouppi, "Cacti 3.0: An Integrated Cache Timing, Power, and Area Model," Technical Report 2001/2, Compaq Computer Corporation, August, 2001. 2001.
20. IBM Microelectronics Division, "Embedded DRAM SA-27E," http://ibm.com/chips, 2002.
21. C. Lee et.al., "MediaBench: A Tool for Evaluating Multimedia and Communications Systems," IEEE MICRO 30, 1997.
22. Synplicity Inc, "Synplify Pro," http://www.synplicity.com, 2004.
23. R. Sedgewick, "Algorithm In C," Addison-Wesley, 3rd Edition, 1998.