A reconfigurable instruction memory hierarchy for embedded systems

Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL

Volumn 2005, Issue , 2005, Pages 7-12

  Ge, Zhiguo ^a   Lim, Hock Beng ^a   Wong, Weng Fai ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

INSTRUCTION MEMORY HIERARCHY; ON-CHIP STORAGE RESOURCES; SCRATCHPAD MEMORY (SPM);

ALGORITHMS; BENCHMARKING; DATA STORAGE EQUIPMENT; MICROPROCESSOR CHIPS; OPTIMIZATION;

EMBEDDED SYSTEMS;

EID: 33746866751     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2005.1515691     Document Type: Conference Paper

References (16)

1. F. Catthoor, et. al., Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design. Kluwer, 1998.
2. P. R. Panda, N. Dutt, and A. Nicolau, Memory Issue in Embedded Systems-on-chip: Optimization and Exploration. Kluwer, 1999.
3. R. Babakar, et. al, "Scratchpad memory: A design alternative for cache on-chip memory in embedded systems," in Proc. 10th Intl. Symp. on Hardware/Software Codesign (CODES'02), May 2002, pp. 73-78.
4. P. Ranganathan, S. Adve, and N. P. Jouppi, "Reconfigurable caches and their application to media processing," in Proc. 27th Intl. Symp. on Comp. Arch. (ISCA-27), June 2000, pp. 214-224.
5. C. Zhang, F. Vahid, and W. Najjar, "A highly configurable cache architecture for embedded systems," in Proc. 30th Intl. Symp. on Comp. Arch. (ISCA-30), June 2003, pp. 136-146.
6. M. Verma, L. Wehmeyer, and P. Marwedel, "Cache-aware scratchpad allocation algorithm," in Proc. 2004 Design, Automation and Test in Europe Conf. (DATE '04), Feb. 2004, pp. 21264-21269.
7. S. Steinke, et. al, "Assigning program and data objects to scatchpad for energy reduction," in Proc. 2002 Design, Automation and Test in Europe Conf. (DATE '02), Mar. 2002, pp. 409-416.
8. P. R. Panda, N. Dutt, and A. Nicolau, "On-chip vs. offchip memory: The data partitioning problem in embedded processor-based systems," ACM Trans, on Design Automation of Elect. Sys., vol. 5, no. 3, pp. 682-704, July 2000.
9. M. Kandemir and A. Choudhary, "Compiler-directed scratch pad memory hierarchy design and management," in Proc. 39th Design Automation Conf. (DAC '02), June 2002, pp. 628-633.
10. T. V. Aa, et. al, "Instruction buffering exploration for low energy embedded processors," in Proc. 13th Intl Workshop on Power And Timing Model., Optim. and Simul., Sept. 2003.
11. K. Pettis and R. C. Hansen, "Profiling guided code positioning," in Proc. 1990 Conf. on Prog. Lang. Design and Impie. (PLDI '90), June 1990, pp. 16-27.
12. A. H. Hashemi, D. R. Kaeli, and B. Calder, "Efficient procedure mapping using cache line coloring," in Proc. 1997 Conf. on Prog. Lang. Design and Impie. (PLDI '97), June 1997, pp. 171-182.
13. N. Gloy, et. al., "Procedure placement using temporal ordering information," in Proc. 30th Intl. Symp. on Microarch. (Micro-30), Dec. 1997, pp. 303-313.
14. Y. Li, et. al, "Hardware-software co-design of embedded reconfigurable architectures," in Proc. 37th Design Automation Conf. (DAC'00), June 2000, pp. 507-512.
15. S. J. E. Wilton and N. P. Jouppi, "CACTI: An enhanced cache access and cycle time model," IEEE Journal of Solid-State Circuits, vol. 31, no. 5, pp. 677-688, May 1996.
16. Y. Han, http://www.ece.neu.edu/groups/nucar/barc2004/BARC2004-yhan.pdf, 2004.