High-speed and low-power split-radix FFT

IEEE Transactions on Signal Processing

Volumn 51, Issue 3, 2003, Pages 864-874

  Yeh, Wen Chang ^a   Jen, Chein Wei ^b  

^a ZyDAS Technology Corporation   (Taiwan)

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Low power FFT; Split radix FFT

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; FAST FOURIER TRANSFORMS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

SPLIT-RADIX ALGORITHM;

SIGNAL PROCESSING;

EID: 0037334061     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2002.806904     Document Type: Article

References (23)

1. N. Weste and D. J. Skellern, "VLSI for OFDM," IEEE Commun. Mag., vol. 36, pp. 127-131, Oct. 1998.
2. R. van Nee and R. Prasad, OFDM for Wireless Multimedia Communications. Norwell, MA: Archtech House, 2000.
3. M. Engels, W. Eberle, and B. Gyselinckx, "Design of a 100 Mbps wireless local area network," in Proc. IEEE URSI Int. Symp. Signals, Syst., Electron., 1998, pp. 253-256.
4. J. W. Cooley and J. W. Tukey, "An algorithm for the machine calculation of complex Fourier series," Math. Compat., vol. 5, no. 5, pp. 87-109, 1965.
5. n DFT's and their connection with practical algorithms," IEEE Trans. Acoust., Speech, Signal Processing, vol. 38, Sept. 1990.
6. S. He and M. Torkelson, "Designing pipeline FFT processor for OFDM (de)Modulation," in Proc. IEEE URSI Int. Symp. Signals, Syst., Electron., 1998, pp. 257-262.
7. L. Jia, Y. Gao, J. Isoaho, and H. Tenhunen, "A new VLSI-oriented FFT algorithm and implementation," Proc. Eleventh Annu: IEEE Int. ASIC Conf., pp. 337-341, 1998.
8. M. A. Richards, "On hardware implementation of split-radix FFT," IEEE Trans. Acoust., Speech, Signal Processing, vol. 36, pp. 1575-1581, Oct. 1988.
9. J. García, J. A. Michell, and A. M. Burón, "VLSI configurable delay commutator for a pipeline split radix FFT architecture," IEEE Trans. Signal Processing, vol. 47, pp. 3098-3107, Nov. 1999.
10. L. R. Rabiner and B. Gold, Theory and Application of Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
11. E. H. Wold and A. M. Despain, "Pipeline and parallel pipeline FFT processors for VLSI implementation," IEEE Trans. Comput., vol. C-33, pp. 414-426, May 1984.
12. A. M. Despain, "Fourier transform computer using CORDIC iterations," IEEE Trans. Comput., vol. C-23, pp. 993-1001, Oct. 1974.
13. G. Bi and E. V. Jones, "A pipelined FFT processor for word-sequential data," IEEE Trans. Acoust., Speech, Signal Processing, vol. 37, pp. 1982-1985, Dec. 1989.
14. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1999, ch. 7, p. 189.
15. B. W. Y. Wei, H. Du, and H. Chen, "A complex-number multiplier using radix-4 digits," Proc. IEEE 12th Symp. Comput. Arithmetic, pp. 84-90, 1995.
16. A. D. Booth, "A signed binary multiplication technique," Quart. J. Mechan. Appl. Math., vol. 4, pp. 236-240, 1951.
17. O. L. MacSorley, "High speed arithmetic in binary computers," Proc. IRE, vol. 49, pp. 67-91, 1961.
18. C. S. Wallace, "A suggestion for a fast multiplier," IEEE Trans. Comput., vol. C-13, pp. 14-17, Feb. 1964.
19. L. Dadda, "Some schemes for parallel multiplier," Alta Frequenza, vol. 34, pp. 349-356, Mar. 1965.
20. P. F. Stelling, C. U. Martel, V. G. Oklobdzija, and R. Ravi, "Optimal circuits for parallel multipliers," IEEE Trans. Comput., vol. 47, pp. 273-285, Mar. 1998.
21. W.-C. Yeh and C.-W. Jen, "A high-speed booth encoded parallel multiplier design," IEEE Trans. Comput., vol. 49, pp. 692-701, July 2000.
22. K. Hwang, Computer Arithmetic: Principles, Architecture, and Design. New York: Wiley, 1976, ch. 3, p. 81.
23. "Passport 0.35 Micron, 3.3 Volt," Avant! Corp., Optimum Silicon SC Library, CB35OS142, 1998.