FinFET based SRAM design for low standby power application

Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007

Volumn , Issue , 2007, Pages 127-132

  Cakici, Tamer ^a   Keejong, Kim ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRON TUNNELING; ENERGY CONSERVATION; GATES (TRANSISTOR); TRANSISTORS;

LEAKAGE SAVINGS; TRANSISTOR STACKING;

STATIC RANDOM ACCESS STORAGE;

EID: 34548118632     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2007.76     Document Type: Conference Paper

References (15)

1. C.J. Anderson et al, "Physical Design of a Fourth Generation POWER GHz Microprocessor," ISSCC Digest of Technical Papers, pp. 232-233, February 2001.
2. H. De Man, "Ambient intelligence; gigascale dreams and nanoscale realities," ISSCC Digest of Technical Papers, pp. 29-35, February 2005.
3. S.H. Tang et al, "FinFET-a quasi-planar double-gate MOSFET," ISSCC Digest of Technical Papers, pp. 118-119, February 2001.
4. Y. X. Liu et al, "Advanced FinFET Technology: TiN Metal-gate CMOS and 3T/4T Device Integration", International SOI Conference, pp. 217-220, October 2005.
5. Z. Guo et al, "FinFET-based SRAM Design," International Symposium on Low Power Electronics and Design, pp. 8-10, August 2005.
6. L. T. Clark et al, "Standby power management for a 0.18/spl mu/m microprocessor," International Symposium on Low Power Electronics and Design, pp. 7-12, August 2002.
7. K. Imai et al, "Device technology for body biasing scheme", International Symposium on Circuits and Systems, pp. 23-26, May 2005.
8. M. Suzuki, "Ultra-thin (EOT=3A) and law leakage dielectrics of La-alminate directly on Si substrate fabricated by high temperature deposition", International Electron Devices Meeting, pp., Dec. 2005.
9. D. J. Frank et al. "Device Scaling Limits of Si MOSFETs and Their Application Dependencies", IEEE Proceedings, Vol. 89, No. 3, pp. 259-288, March 2001.
10. Taurus-Device User Guide, v2004.09, Synopsys.
11. M. Yamaoka, "Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology", Symposium on VLSI Circuits, pp. 288-291, 2004.
12. E. Seevinck et al, "Static-Noise Margin Analysis of MOS SRAM Cells," JSSC, Vol. SC-22, No. 5, pps 748-754, Oct. 1987.
13. Q. Chen, and J.D. Meindl, "A comparative study of threshold variations in symmetric and asymmetric undoped double-gate MOSFETs," in 2002 IEEE International SOI Conference, pp. 30-31.
14. K. Puttaswamy, "Implementing Caches in a 3D Technology for High Performance Processors", International Conference on Computer Design, pp. 525-532, October 2005.
15. N. Oda et al. "Chip-level Performance Maximization using ASIS (Application-specific Interconnect Structure) Wiring Design Concept for 45 nm CMOS Devices", International Electron Devices Meeting, December 2005.