Layered decoding of non-layered LDPC codes

Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006

Volumn , Issue , 2006, Pages 537-544

  Rovini, Massimo ^a   Rossi, Francesco ^a   Ciao, Pasquale ^a   L'Insalata, Nicola ^a   Fanucci, Luca ^a  

^a UNIVERSITY OF PISA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTER ARCHITECTURE; CONVERGENCE OF NUMERICAL METHODS; PROBLEM SOLVING; ROBUSTNESS (CONTROL SYSTEMS);

CONVERGENCE SPEED; DELTA MECHANISM; LAYERED DECODING; SOFT OUTPUT METRICS;

DECODING;

EID: 34547993277     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2006.63     Document Type: Conference Paper

References (22)

1. IEEE P802.11 Wireless LANs WWiSE Proposal: High throughput extension to the 802.11 Standard, August 2004. IEEE 11-04-0886-00-000n.
2. C. Berrou, A. Glavieux, and P. Thitimajshima. Near shannon limit error-correcting coding and decoding: Turbo-codes. In IEEE International Conference on Communications, volume 2, pages 1064-1070, May 1993.
3. A. Blanksby and C. Howland. A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder. IEEE J. Solid-State Circuits, 37(3):404-412, Mar 2002.
4. Y. Chen and D. Hocevar. A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder. In Proc. IEEE Global Telecommun. Conf., pages 113-117, Dec 2003.
5. P. Ciao, G. Colavolpe, and L. Fanucci. A parallel VLSI architecture for 1-Gb/s, 2048-b, rate-1/2 Turbo Gallager code decoder. In Euromicro Symposium on Digital System Design (DSD), pages 174-181, Aug-Sept. 2004.
6. R. Gallager. Low-Density Parity-Check Codes. PhD thesis, Massachusetts Institutes of Technology, 1960.
7. D. Hocevar. A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes. In IEEE Workshop on Signal Processing Systems, SISP 2004, pages 107-112, 2004.
8. X.-Y. Hu, E. Eleftheriou, D.-M. Arnold, and A. Dholakia. Efficient implementations of the sum-product algorithm for decoding LDPC codes. In Proc. IEEE GLOBECOM, volume 2, pages 1036-1036E, Nov 2001.
9. H. Kfir and I. Kanter. Parallel versus sequential updating for belief propagation decoding. Physica A Statistical Mechanics and its Applications, 330:259-270, Dec. 2003.
10. M. Luby, M. Mitzenmacher, M. Shokrollahi, and D. Spielman. Improved low-density parity-check codes using irregular graphs. 47(2):585-598, Feb 2001.
11. M. Mansour and N. Shanbhag. Low-power VLSI decoder architectures for LDPC codes. In International Symposium on Low Power Electronics and Design, ISLPED02, pages 284-289, Aug 2002.
12. M. Mansour and N. Shanbhag. High-throughput LDPC decoders. IEEE Trans. VLSI Syst., 11(6):976-996, Dec 2003.
13. V. Nagarajan, N. Jayakumar, S. Khatri, and O. Milenkovic. High-throughput VLSI implementations of iterative decoders and related code construction problems. In Proc. IEEE Global Telecommun. Conf., pages 361-365, Nov-Dec 2004.
14. T. Richardson, A. Shokrollahi, and R. Urbanke. Design of capacity-approaching irregular low-density parity check codes. 47:619-637, Feb 2001.
15. M. Rovini, N. L'Insalata, F. Rossi, and L. Fanucci. LDPC Decoding in Fixed-Point Precision: a Systematic Quantisation Study. In International Conference on Software, Telecommunications and Computer Networks (SoftCOM), 2005.
16. M. Rovini, N. L'Insalata, F. Rossi, and L. Fanucci. VLSI Design of a High-Throughput Multi-Rate Decoder for Structured LDPC Codes. In 8th Euromicro Conference on Digital System Design (DSD), pages 202-209, Aug-Sept. 2005.
17. E. Sharon, S. Litsyn, and J. Goldberger. An Efficient Message-Passing Schedule for LDPC Decoding. In 23rd IEEE Convention of Electrical and Electronics Engineering in Israel, pages 223-226, Sep 2004.
18. A. Vila Casado, W. W., and R. Wesel. Multiple rate low-density parity-check codes with constant block length. In Asilomar Conf. on Signals, Systems and Computers, volume 2, pages 2010-2014, Nov 2004.
19. F. Zarkeshvari and A. Banihashemi. On implementation of min-sum algorithm for decoding low-density parity-check (LDPC) codes. In Proc. IEEE GLOBECOM, volume 2, pages 1349-1353, Nov 2002.
20. J. Zhang and M. P. C. Fossorier. Shuffled Iterative Decoding. In IEEE Trans. Commun., volume 53, pages 209-213, Feb 2005.
21. T. Zhang and K. Parhi. Join-(3,k)-regular LDPC code and decoder/encoder design. In IEEE Trans. on Signal Processing, volume 52, pages 1065-1069, Apr 2004.
22. H. Zhong and T. Zhang. Design of VLSI implementation-oriented LDPC codes. In International Symposium on Low Power Electronics and Design, volume 1, pages 670-673, Oct 2003.