Statistical leakage power minimization using fast equi-slack shell based optimization

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 853-858

  Ye, Xiaoji ^a   Zhan, Yaping ^b   Li, Peng ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

Equi slack shell; Leakage; Statistical optimization

Indexed keywords

EQUI SLACK SHELL; STATISTICAL LEAKAGE POWER MINIMIZATION; STATISTICAL OPTIMIZATION; THRESHOLD VARIATIONS;

COMPUTATIONAL COMPLEXITY; INTEGRATED CIRCUITS; LEAKAGE CURRENTS; MICROPROCESSOR CHIPS; NANOSYSTEMS; OPTIMIZATION; STATISTICAL METHODS; TRANSISTORS;

POWER CONTROL;

EID: 34547308089     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375283     Document Type: Conference Paper

References (12)

1. D. Markovic, V. Stojanovic, B. Nikolic, M. A. Horowitz, and R. W. Brodersen. Methods for true energy-performance optimization. IEEE J. of Solid-State Circuits, 39(8):1282-1293, Aug 2004.
2. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De. Parameter variation and impact on circuits and microarchitecture. In Proc. IEEE/ACM Design Automation Conf., pages 338-342, June 2003.
3. A. Agarwal, K. Chopra, D. Blaauw, and V. Zolotov. Circuit optimization using statistical static timing analysis. In Proc. IEEE/ACM DAC, pages 321-324, June 2005.
4. M. R. Guthaus, N. Venkateswaran, C. Visweswariah, and V. Zolotov. Gate sizing using incremental parameterized statistical timing analysis. In Proc. IEEE/ACM ICCAD, pages 1029-1036, November 2005.
5. K. Chopra, S. Shah, A. Srivastava, D. Blaauw, and D. Sylvester. Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation. In Proc. IEEE/ACM Int. Conf. on CAD, pages 1023-1028, November 2005.
6. J. Singh, V. Nookala, Z. Luo, and S. Sapatnekar. Robust gate sizing by geometric programming. In Proc. IEEE/ACM Design Automation Conf., pages 315-320, June 2005.
7. M. Mani, A. Devgan, and M. Orshansky. An efficient algorithm for statistical minimization of total power under timing yield constraints. In Proc. IEEE/ACM DAC, pages 309-314, June 2005.
8. C. Visweswariah, K. Ravindran, K. Kalafala, S. Walker, and S. Narayan. First-order incremental block-based statistical timing analysis. In Proc. IEEE/ACM DAC, June 2004.
9. H. Chang and S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single pert-like traversal. In Proc. IEEE/ACM ICCAD, November 2003.
10. H. Chang and S. Sapatnekar. Full-chip analysis of leakage power under process variations including spatial correlations. In Proc. IEEE/ACM DAC, June 2005.
11. Y. Cao et al. New paradigm of predictive mosfet and interconnect modeling for early circuit design. In Proc. IEEE CICC, pages 201-204, 2000.
12. J. Fishburn and A. Dunlop. Tilos: a posynomial programming approach to transistor sizing. In Proc. IEEE/ACM ICCAD., pages 326-328, November 1985.