Design tools for reliability analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 182-187

  Liu, Zhihong ^a   McGaughy, Bruce W ^a   Ma, James Z ^a  

^a CADENCE DESIGN SYSTEMS   (United States)

Author keywords

Design in reliability; EM; HCI; NBTI; Reliability simulation

Indexed keywords

COMPUTER SIMULATION; DESIGN AIDS; HUMAN COMPUTER INTERACTION; RELIABILITY;

DESIGN TOOLS; DESIGN-IN RELIABILITY; EDA; GUARD BANDS; NBTI; RELIABILITY SIMULATION;

INTEGRATED CIRCUIT LAYOUT;

EID: 34547200179     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146960     Document Type: Conference Paper

References (16)

1. G. L. Rosa, et al., "New phenomena in device reliability physics of advanced CMOS submicron technologies," IRPS Tutorial, 2001.
2. J. R. Black, "Electromigration failure models in aluminum metallization for semiconductor devices," Proceedings of the IEEE, vol. 57(9), p. 1587-1969.
3. +/RelXpert/UltraSim tools, www.cadence.com.
4. C Hu, et al, IEEE Trans. Electron Devices, "Hot-electron induced MOSFET degradation - model, monitor, improvement," vol. ED-32, p.375, 1985.
5. C. Hu, IEEE J. of Solid-State Circuits, p.241, 1992.
6. S. Rangan, et al, "Universal recovery behavior of negative bias temperature instability," IEDM Tech. Dig., p.341, 2003.
7. B. W. McGaughy, et al., "Meeting the challenges of hot carrier modeling and simulation for the VDSM era," TCAD, 1999.
8. Zhihong Liu, et al, "Build-in reliability analysis for circuit design in the nanometer technology era," ICICDT, 2004.
9. N. K. Jha, et al., "NBTI degradation and its impact for analog circuit reliability," IEEE Trans. Electron Devices, vol.52, p.2609, 2005.
10. K. R. Mistry, et al., "Circuit design guidelines for n-channel MOSFET hot carrier robustness," IEEE Trans. Electron Devices, vol.40, p. 1284, 1993.
11. H. Yonezawa, et al, "Ratio based hot-carrier degradation modeling for aged timing simulation of millions of transistors digital circuits" IEDM Tech. Dig., p.93, 1998.
12. C. S. Hau-Riege, "An introduction to Cu electromigration", Microelectronics Reliability, Volume 44, Number 2, February 2004, pp. 195-205(11).
13. N.S. Nagaraj, et al, "A practical approach to static signal electromigration anlaysis", DAC, p.572, 1998.
14. S. Steele, et al, "Full chip verification methods for DSM power distribution systems", DAC, p.744, 1998.
15. D. Blaauw, et al, "Static electromigration analysis for on-chip signal interconnects", IEEE Trans. on CAD, vol. 22(1), p.39, Jan, 2003.
16. J. Lienig, et al., "Electromigration-aware physical design of integrated circuits", IEEE International Conf. on VLSI Design, 2005.