Self-timed communication platform for implementing high-performance systems-on-chip

Integration, the VLSI Journal

Volumn 38, Issue 1, 2004, Pages 43-67

  Liljeberg, Pasi ^a   Plosila, Juha ^a   Isoaho, Jouni ^a  

^a UNIVERSITY OF TURKU   (Finland)

Author keywords

Architecture; Asynchronous; Bus; Platform; Ring; Self timed; SoC

Indexed keywords

ARCHITECTURE; BANDWIDTH; ELECTRIC CLOCKS; FREQUENCIES; LARGE SCALE SYSTEMS; OPTICAL INTERCONNECTS; THROUGHPUT; VLSI CIRCUITS;

ASYNCHRONOUS; BUS; PLATFORM; RING; SYSTEM ON A CHIP (SOC);

MICROPROCESSOR CHIPS;

EID: 9544258270     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.vlsi.2004.03.001     Document Type: Article

References (21)

1. W.J. Dally, J.W. Poulton, Digital System Engineering, Cambridge University Press, Cambridge, 1998.
2. J.M. Rabaey, Digital Integrated Circuits - A Design Perspective, Prentice-Hall, Englewood Cliffs, NJ, 1996.
3. K. Lahiri, A. Raghunathan, S. Dey, Evaluation of the traffic-performance characteristics of system-on-chip communication architectures, in: Proceedings of the 14th International Conference on VLSI Design, January 2001, pp. 29-35.
4. J. Sparso, S. Furber, Principles of Asynchronous Circuit Design - A System Perspective, Kluwer Academic Publishers, Dordrecht, 2001.
5. I.E. Sutherland, Micropipelines. The 1988 Turing Award Lecture, Comm. ACM 32 (6) (1989) 720-738.
6. D.M. Chapiro, Globally-asynchronous locally-synchronous systems, Ph.D. Thesis, Stanford University, October 1984.
7. J. Muttersbach, T. Villiger, W. Fichtner, Practical design of globally-asynchronous locally-synchronous systems, in: Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC), April 2000.
8. P. Liljeberg, J. Plosila, J. Isoaho, Asynchronous interface for locally clocked modules in ULSI systems, in: Proceedings of the International Symposium on Circuits and Systems (ISCAS), May 2001.
9. IBM Corporation, The CoreConnect Bus Architecture, specifications available at http://www.chips.ibm.com/products/coreconnect.
10. G. Sassatelli, L. Torres, P. Benoit, T. Gil, C. Diou, G. Cambon, J. Galy, Highly scalable dynamically reconfigurable systolic ring-architecture for DSP applications, in: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, March 2002, pp. 553-558.
11. J. Ayala, A. Lomena, M. Lopez-Vallejo, A. Fernandez, Design of a pipelined hardware architecture for real-time neural network computations, in: 45th Midwest Symposium on Circuits and Systems, Vol. 1, August 2002, pp. 419-422.
12. ARM Limited, AMBA Specification (Rev. 2.0), 1999.
13. S. Winegarden, Bus architecture of a system on a chip with user- configurable system logic, IEEE J. Solid-State Circuits 35 (3) (2000) 425-433.
14. W.J. Bainbridge, S.B. Furber, MARBLE: an asynchronous on-chip macrocell bus, Microprocessors and Microsystems 24 (4) (2000) 213-222.
15. L. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev, Logic Synthesis of Asynchronous Controllers and Interfaces, Springer, Berlin, 2002.
16. J. Plosila, K. Sere, M. Walden, Design with asynchronously communicating components, in: Proceedings of the 2002 International Symposium on Formal Methods for Components and Objects, Lecture Notes in Computer Science, Springer, Berlin, 2003.
17. A.W. Roscoe, Routing messages through networks: an exercise in deadlock avoidance, in: T. Muntean (Ed.), Proceedings of OPPT, Grenoble, France, September 1987.
18. H. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley, Reading, MA, 1990.
19. A. Davis, S.M. Nowick, Asynchronous circuit design: motivation, background and methods, in: G. Birtwistle, A. Davis (Eds.), Asynchronous Digital Circuit Design, Springer, Berlin, 1995, pp. 1-49.
20. K.L. Shepard, V. Narayanan, Noise in deep submicron digital design, in: Proceedings of the International Conference on Computer Aided Design (ICCAD), 1999.
21. H.H. Chen, D.D. Ling, Power supply noise analysis methodology for deep-submicron VLSI chip design, in: Proceedings of Design Automation Conference (DAC), Anaheim, CA, 1997.