Minimizing communication cost for reconfigurable slot modules

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 535-540

  Fekete, Sándor P ^a   Van Der Veen, Jan C ^a   Majer, Mateusz ^b   Teich, Jürgen ^b  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

^b UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMMUNICATION; FUZZY LOGIC; INTEGER PROGRAMMING; LINEAR PROGRAMMING; LINEARIZATION; VENDING MACHINES;

BUILDING BLOCKS; COMMUNICATION COSTS; FIELD PROGRAMMABLE LOGIC (FPL); INTEGER LINEAR PROGRAMMING (ILP); INTERNATIONAL CONFERENCES; MODULE PLACEMENT; RE-CONFIGURABLE; SIGNAL DELAYS;

MATHEMATICAL MODELS;

EID: 34247620273     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311263     Document Type: Conference Paper

References (20)

1. X. Yang, M. Wang, R. Kastner, S. Ghiasi, and M. Sarrafzadeh, "Fast Placement Approaches for FPGAs," ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 8, no. 3, pp. 316-333, 2003.
2. J. Shi and D. Bhatia, "Performance Driven Floorplanning for FPGA Based Designs," in International Symposium on Field Programmable Gate Arrays(FPGA), Monterey, CA, U.S.A., 1997, pp. 112-118.
3. R. G. Tessier, "Fast place and route approaches for fpgas," Ph.D. dissertation, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, Cambridge, MA, U.S.A., 1999.
4. K. Bazargan, R. Kastner, and M. Sarrafzadeh, "Fast Template Placement for Reconfigurable Computing Systems," IEEE Design and Test of Computers, vol. 17, pp. 68-83, 2000.
5. P.-H. Yuh, C.-L. Yang, and Y-W. Chang, "Temporal Floorplanning Using the T-tree Formulation," in Proceedings of International Conference on Computer-Aided Design (IC-CAD), San Jose, CA, U.S.A., 2004, pp. 300-305.
6. A. Ahmadinia, C. Bobda, M. Bednara, and J. Teich, "A New Approach for On-line Placement on Reconfigurable Devices," in Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS) / Reconfigurable Architectures Workshop (RAW), Santa Fe, NM, U.S.A., 2004, p. 134.
7. A. Ahmadinia, C. Bobda, S. Fekete, J. Teich, and J. van der Veen, "Optimal Routing-Conscious Dynamic Placement for Reconfigurable Devices," in Field-Programmable Logic and Applications, International Conference, Antwerp, Belgium, 2004, pp. 847-851.
8. A. Ahmadinia, C. Bobda, J. Ding, M. Majer, J. Teich, S. Fekete, and J. van der Veen, "A Practical Approach for Circuit Routing on Dynamically Reconfigurable Devices," in Proc. of the 16th IEEE International Workshop on Rapid System Prototyping (RSP), Montreal, Canada, 2005, pp. 84-90.
9. C. Bobda, A. Ahmadinia, D. Koch, M. Majer, and J. Teich, "A Dynamic NoC Approach for Communication in Reconfigurable Devices," in Field-Programmable Logic and Applications, International Conference, Antwerp, Belgium, 2004, pp. 1032-1036.
10. M. Majer, C. Bobda, A. Ahmadinia, and J. Teich, "Packet Routing in Dynamically Changing Networks on Chip," in Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS) / Reconfigurable Architectures Workshop (RAW), Denver, CO, U.S.A., 2005, p. 154.
11. C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J. van der Veen, "DyNoC : A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices," in Field-Programmable Logic and Applications, International Conference, Tampere, Finland, 2005, pp. 153-158.
12. J. Teich, S. Fekete, and J. Schepers, "Compile-Time Optimization of Dynamic Hardware Reconfigurations," in International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA), Las Vegas, NV, U.S.A., 1999, pp. 1097-1103.
13. S. P. Fekete, E. Köhler, and J. Teich, "Optimal FPGA Module Placement with Temporal Precedence Constraints," in Proceedings of the Design Automation and Test in Europe (DATE), Munich, Germany, 2001, pp. 658-665.
14. H. Walder and M. Platzner, "Online Scheduling for Block-partitioned Reconfigurable Devices," in Proceedings of the Design Automation and Test in Europe (DATE), Munich, Germany, 2003, pp. 290-295.
15. C. Bobda, M. Majer, A. Ahmadinia, T. Haller, A. Linarth, J. Teich, S. Fekete, and J. van der Veen, "The Erlangen Slot Machine: A Highly Flexible FPGA-Based Reconfigurable Platform," in IEEE Symp. on FPGAs and Custom Computing Machines (FCCM), Napa, CA, U.S.A., 2005, pp. 319-320.
16. C. Bobda, M. Majer, A. Ahmadinia, T. Haller, A. Linarth, and J. Teich, "Increasing the flexibility in fpga-based reconfigurable platforms: The erlangen slot machine," in IEEE 2005 Conference on Field-Programmable Technology (FPT), Singapore, Singapore, dez 2005, pp. 37-42.
17. H. A. ElGindy, A. K. Somani, H. Schroeder, H. Schmeck, and A. Spray, "RMB - A Reconfigurable Multiple Bus Network," in Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), San Jose, CA, U.S.A., 1996, pp. 108-117.
18. H. A. ElGindy, A. K. Somani, H. Schröder, H. Schmeck, and A. Spray, "RMB - a reconfigurable multiple bus network," in Proceedings of the Second International Symposium on High-Performance Computer Architecture (HPCA2), San Jose, California, Feb. 1996, pp. 108-117.
19. R. Vaidyanathan and J. L. Trahan, Dynamic Reconfiguration: Architectures and Algorithms. IEEE Computer Society, 2003.
20. A. Caprara and J.-J. Salazar-Gonzalez, "Laying out sparse graphs with provably minimum bandwidth," INFORMS Journal on Computing, vol. 17, pp. 356-373, 2005.