Fast template placement for reconfigurable computing systems

IEEE Design and Test of Computers

Volumn 17, Issue 1, 2000, Pages 68-83

  Bazargan, Kiarash ^a   Kastner, Ryan ^a   Sarrafzadeh, Majid ^a  

^a NORTHWESTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BUFFER STORAGE; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED DESIGN; COMPUTER HARDWARE; COMPUTER SOFTWARE; FIELD PROGRAMMABLE GATE ARRAYS; HEURISTIC METHODS; MICROPROCESSOR CHIPS; RESPONSE TIME (COMPUTER SYSTEMS); SIMULATED ANNEALING; THREE DIMENSIONAL;

MAXIMAL EMPTY RECTANGLE; ONLINE PLACEMENT; RECONFIGURABLE FUNCTIONAL UNIT; SOFTWARE CACHING;

COMPUTER SYSTEMS;

EID: 0033891806     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.825678     Document Type: Article

References (26)

1. A.M.S. Adario, E.L. Roehe, and S. Bampi, "Dynamically Reconfigurable Architecture for Image Processing Applications," Design Automation Conf., pp. 623-628, 1999.
2. K. Bazargan, S. Kim, and M. Sarrafzadeh, "Nostradamus: A Floorplanner of Uncertain Designs," IEEE Trans. Computer Aided Design, pp. 389-397, 1999.
3. K. Bazargan and M. Sarrafzadeh, "Fast Online Placement for Reconfigurable Computing Systems," Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 300-302, 1999.
4. G. Brebner, "The Swappable Logic Unit: A Paradigm for Virtual Hardware," Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 77-86, 1997.
5. T.J. Callahan, P. Chong, A. DeHon, and J. Wawrzynek, "Fast Module Mapping and Placement for Datapaths in FPGAs," Int'l ACM/SIGDA Symp. Field Programmable Gate Arrays, Feb. 1998.
6. B. Chazelle, "The Bottom-Left Bin-Packing Heuristic: An Efficient Implementation," IEEE Trans. Computers, vol. 32, no. 8, pp. 697-707, Aug. 1983.
7. J.D. Cho and M. Sarrafzadeh, "A Buffer Distribution Algorithm for High-Speed Clock Routing," Design Automation Conf., pp. 537-543, 1993.
8. A. DeHon and J. Wawrzynek, "Embedded Tutorial: Reconfigurable Computing: What, Why, and Implications for Design Automation," Design Automation Conf., pp. 610-615, 1999.
9. M. Gokhale, B. Holmes, A. Kopser, D. Kunze, D. Lopresti, S. Lucas, R. Minnich, and P. Olsen, "Splash: A Reconfigurable Linear Logic Array," Int'l Conf. Parallel Processing, pp. 526-532, 1990.
10. S. Hauck, "Configuration Prefetch for Single Context Reconfigurable Coprocessors," Int'l ACM/SIGDA Symp. Field Programmable Gate Arrays, pp. 65-74, Feb. 1998.
11. S. Hauck, "The Roles of FPGAs in Reprogrammable Systems," Proc. IEEE, vol. 86, no. 4, pp. 615-638, Apr. 1998.
12. S. Hauck, T.W. Fry, M.M. Hosler, and J.P. Kao, "The Chimaera Reconfigurable Functional Unit," Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 87-96, 1997.
13. S. Hauck, Z. Li, and E.J. Schwabe, "Configuration Compression for the Xilinx XC6200 FPGA," Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 138-146, 1998.
14. P. Healy and M. Creavin, "An Optimal Algorithm for Rectangle Placement," Technical Report ULCSIS-97-1, Dept. of Computer Science and Information Systems, Univ. of Limerick, Limerick, Ireland, 1997.
15. C. Iseli and E. Sanchez, "Spyder: A Reconfigurable VLIW Processor Using FPGAs," Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 17-24, 1993.
16. E.G. Coffman, Jr., M.R. Garey, and D.S. Johnson, "Approximation Algorithms for Bin Packing: A Survey," D.S. Hochbaum, ed., Approximation Algorithms for NP-Hard Problems. Boston: PWS Publishing Company, 1997, pp. 46-93.
17. E.G. Coffman, Jr., and P.W. Shor, "Packings in Two Dimensions: Asymptotic Average-Case Analysis of Algorithms," Algorithmica, vol. 9, no. 3, pp. 253-277, Mar. 1993.
18. H. Krupnova, C. Rabedaoro, and G. Saucier, "Synthesis and Floorplanning for Large Hierarchical FPGAs," Proc. ACM Symp. Field-Programmable Gate Arrays, Feb. 1997.
19. H. Liu and D.F. Wong, "Circuit Partitioning for Dynamically Reconfigurable FPGAs," Int'l ACM/SIGDA Symp. Field Programmable Gate Arrays, 1999.
20. C. Longway and R. Siferd, "A Doughnut Layout Style for Improved Switching Speed with CMOS VLSI Gates," IEEE J. Solid-State Circuits, vol. 24, no. 1, pp. 194-198, 1989.
21. F.P. Preparata and M.I. Shamos, Computational Geometry: An Introduction. New York: Springer-Verlag, 1985.
22. J. Shi and D. Bhatia, "Performance Driven Floor-planning for FPGA Based Designs," Proc. ACM Symp. Field-Programmable Gate Arrays, pp. 112-118, Feb. 1997.
23. P.W. Shor, "The Average-Case Analysis of Some On-Line Algorithms for Bin Packing," Combinatorica, vol. 6, no. 2, pp. 179-200, 1986.
24. W.J. Sun and C. Sechen, "Efficient and Effective Placement for Very Large Circuits," IEEE Trans. Computer Aided Design, vol. 14, no. 3, pp. 349-359, Mar. 1995.
25. M.J. Wirthlin and B.L. Hutchings, "A Dynamic Instruction Set Computer," Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 99-107, 1995.
26. K. Bazargan, R. Kastner, and M. Sarrafzadeh, "3-D Floorplanning: Simulated Annealing and Greedy Placement Methods for Reconfigurable Computing Systems," 10th IEEE Int'l Workshop on Rapid System Prototyping, pp. 38-43, 1999.