Online scheduling for block-partitioned reconfigurable devices

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 290-295

  Walder, Herbert ^a   Platzner, Marco ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL RESOURCES; EXPERIMENTAL INVESTIGATIONS; ONLINE SCHEDULING; PLACEMENT STRATEGY; PRE-EMPTIVE SCHEDULER; RECONFIGURABLE DEVICES; SCHEDULING METHODS; SIMULATION ENVIRONMENT;

EXHIBITIONS;

EID: 84893789292     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253622     Document Type: Conference Paper

References (11)

1. Rudy Lauwereins. Creating a World of Smart Re-configurable Devices. In Proc. 12th Int?l Conf. on Field-Programmable Logic and Applications (FPL), pages 790-794, 2002.
2. Christian Plessl, Rolf Enzler, Herbert Walder, Jan Beutel, Marco Platzner, and Lothar Thiele. Reconfigurable Hardware in Wearable Computing Nodes. In Proc. 6th Int?l Symposium on Wearable Computers (ISWC), 2002.
3. Gordon Brebner. A Virtual Hardware Operating System for the Xilinx XC6200. In Proc. 6th Int?l Workshop on Field-Programmable Logic and Applications (FPL), pages 327-336, 1996.
4. GrantWigley and David Kearney. The Development of an Operating System for Reconfigurable Computing. In Proc. IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), 2001.
5. H. Simmler, L. Levinson, and R. Männer. Multitasking on FPGA Coprocessors. In Proc. 10th Int?l Workshop on Field Programmable Gate Arrays (FPL), pages 121-130, 2000.
6. Kiarash Bazargan, Ryan Kastner, and Majid Sarrafzadeh. Fast Template Placement for Reconfigurable Computing Systems. In IEEE Design and Test of Computers, volume 17, pages 68-83, 2000.
7. O. Diessel, H. ElGindy, M. Middendorf, H. Schmeck, and B. Schmidt. Dynamic scheduling of tasks on partially reconfigurable FPGAs. In IEE Proceedings on Computers and Digital Techniques, volume 147, pages 181-188, May 2000.
8. Pedro Merino, Margarida Jacome, and Juan Carlos Lopez. A Methodology for Task Based Partitioning and Scheduling of Dynamically Reconfigurable Systems. In Proc. IEEE Symopsium on FPGAs for Custom Computing Machines (FCCM), pages 324-325, 1998.
9. Theodore Marescaux, Andrei Bartic, Verkest Dideriek, Serge Vernalde, and Rudy Lauwereins. Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. In Proc. 12th Int?l Conf. on Field-Programmable Logic and Applications (FPL), pages 795-805, 2002.
10. Matthias Dyer, Christian Plessl, and Marco Platzner. Partially Reconfigurable Cores for Xilinx Virtex. In Proc. 12th Int?l Conference on Field-Programmable Logic and Applications (FPL), pages 292-301. Springer, September 2002.
11. Gordon Brebner and Oliver Diessel. Chip-Based Reconfigurable Task Management. In Proc. 11th Int?l Workshop on Field Programmable Gate Arrays (FPL), pages 182-191, 2001.