Temporal floorplanning using the T-tree formulation

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 300-305

  Yuh, Ping Hung ^a   Yang, Chia Lin ^a   Chang, Yao Wen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; DATA STRUCTURES; GRAPH THEORY; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; OPTIMIZATION; TREES (MATHEMATICS);

RECONFIGURABLE FUNCTION UNIT (RFU); T-TREES; TEMPORAL FLOORPLANNING;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 16244372069     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. C. Ababeii and K. Bazargan, "Non-Contiguous Linear Placement for Reconfigurable Fabrics," Proc. RAW, Apr. 2004.
2. S. N. Adya and I. L. Markov, "Fixed-Outline Floorplanning Through Better Local Search," Proc. ICCD, pp.328-334, 2001.
3. S. N. Adya and I. L. Markov, "Fixed-outlin Floorplanning: Enabling Hierarchical Design," IEEE Trans. on VLSI, vol. 11, no. 6, pp. 1120-1135, Dec. 2003.
4. Atmel, "AT40K05102040AL_Complete," Atmel, Inc.
5. K. Bazargan, R. Kastner, and M. Sarrafzadeh, "Fast Template Placement for Reconfigurable Computing Systems," IEEE Design & Test of Computers, vol. 17, no. 1, pp. 68-83, Mar. 2000.
6. Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu, "B*-trees: A New Representation for Non-slicing Floorplan," Proc. DAC, pp. 458-462, June 2000.
7. S. P. Fekete, E. Köhler, and J. Teich, "Optimal FPGA Module Placement with Temporal Precedence Constraints," Proc. DATE, pp. 658-665, Mar. 2001.
8. P.-N. Gup, C.-K. Cheng, and T. Yoshimura, "An O-tree Representation of Non-slicing Floorplan and Its Application," Proc. DAC, pp. 268-273, June 1999.
9. S. Hauck, "The Roles of FPGAs in Reprogrammable Systems," Proc. of the IEEE, vol.86, no. 4, pp. 615-639, Apr. 1998.
10. S. Hauck, Z. Li, and E.J. Schwabe, "Configuration Compression for the Xilinx XC6200 FPGA," Proc. FCCM, pp. 138-146, 1998.
11. P. Hilton and J. Pederson, "Catalan Numbers, Their Generalization, and Their Uses," Math. Intelligencer 13, pp. 64-75, 1991.
12. A. B. Kahng, "Classical Floorplanning Harmful?" Proc. of ACM/SIGDA ISPD, pp. 207-213, April 2000.
13. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by Simulated Annealing," Science, vol. 220, no. 4598, pp.671-680, May 1983.
14. E. Lawler, Combinatorial Optimization: Networks and Matroids, Holt, Rinehart, and Winston, 1976.
15. J. Teich, S. P. Fekete, and J. Schepers, "Compile-Time Optimization of Dynamic Hardware Reconfigurations," Proc PDPTA, pp. 1097-1103, June 1999.
16. R. Tesser and W. Burleson, "Reconfigurable Computing for Digital Signal Processing: A Survey," Journal of VLSI Signal Processing, Vol. 28, no. 1, pp. 7-27, May/June 2001.
17. Xilinx, "XAPP151 Virtex Series Configuration Architecture User Guide v1.5," Xilinx, Inc., Sep. 2000.
18. Xilinx "Virtex-II Pro Platform FPGA User Guide," Xilinx, Inc.
19. P.-H. Yuh, C.-L. Yang, Y.-W. Chang, and H.-L. Chang, "Temporal Floor-planning using 3D-subTCG," Proc. ASP-DAC, pp. 725-730, Jan. 2004.