An effective technique for minimizing the cost of processor software-based diagnosis in SoCs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Bernardi, P ^a   Sanchez E ^a   Schillaci, M ^a   Squillero, G ^a   Reorda, M Sonza ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; COST EFFECTIVENESS; EVOLUTIONARY ALGORITHMS; NETWORK PROTOCOLS; OPTIMIZATION; PROGRAM DIAGNOSTICS;

FEASIBILITY; ITERATIVE REFINEMENT; SOFTWARE-BASED SELF-TESTS;

MICROPROCESSOR CHIPS;

EID: 34047148457     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.243795     Document Type: Conference Paper

References (16)

1. P. Bernardi, M. Rebaudengo, M. Sonza Reorda, "Using Infrastructure IPs to support SW-based Self-Test of Processor Cores", IEEE International Workshop on Microprocessor Test and Verification, 2004, pp. 22-27
2. H. Y. Chang, "A Distiguishability criterion to selecting efficient diagnostic tests", Proc. Spring Joint Computer Conference, 1968, pp. 529-534.
3. A. D. Friedman, "Fault Detection in Redundant Circuits", IEEE Trans. Computers, vol. EC-16, February 1967, pp. 99-100
4. P. Camurati, D. Medina. P. Prinetto, M. Sonza Reorda: "A diagnostic test pattern generation algorithm", IEEE International Test Conference, 1990, pp. 52-58
5. T. Griining, U. Mahlstedt, H. Koopmeiners: "DI- ATEST: a fast diagnostic test pattern generator for combinational circuits", ICCAD-91: IEEE International Conference on Computer Aided Design, Santa Clara, CA (USA), November 1991, pp. 194-197
6. A. Veneris, R. Chang, M.S. Abadir, M. Amiri, "Fault equivalence and diagnostic test generation using ATPG" IEEE ISCAS 2004, Vol.5, pp. V-221 - V-224
7. S. Chakravarty, "A Sampling Technique for Diagnostic Fault Simulation", IEEE International VLSI Test Symposium, 1996, pp. 192-197
8. N. Jha and S. Gupta, "Testing of Digital Systems", Cambridge University Press, 2003
9. Li Chen, S. Dey, "Software-based diagnosis for processors", Design Automation Conference, 2002, pp. 259-262
10. E. Sánchez, M. Sonza Reorda, G. Squillero, "On the transformation of Manufacturing Test Sets into On-Line Test Sets for Microprocessors", IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2005, pp. 494-504
11. N. Kranitis, G. Xenoulis, D. Gizopoulos, A. Paschalis, Y. Zorian, "Low-cost Software-Based Self-Testing of RISC Processor Cores" IEE Proceedings of Computers and Digital Techniques, 2003, Volume 150, Issue 5, pp. 355-360
12. G. Squillero, "MicroGP - An Evolutionary Assembly Program Generator" Genetic Programming and Evolvable Machines. Springer Science + Business Media B.V. ISSN: 1389-2576
13. F. Corno, E. Sánchez, M. Sonza Reorda, G. Squillero "Automatic Test Program Generation - a Case Study" IEEE Design & Test, Special issue on Benchmarking for Design and Test, 2004, Volume 21, Issue 2, pp. 102-109
14. P. Parvathala, K. Maneparambil, W. Lindsay, "FRITS - a microprocessor functional BIST method", IEEE International Test Conference, 1990, pp. 52-58
15. I. Pomeranz, S. M. Reddy, "A diagnostic test generation procedure based on test elimination by vector omission for synchronous sequential circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, May 2000, Volume 19, Issue 5, pp. 589-600
16. V. Boppana, I. Hartanto, W.K. Fuchs, "Full fault dictionary storage based on labeled tree encoding", IEEE VLSI Test Symposium, 1996, pp. 174-179.