Multi-objectives exception management model for semiconductor back-end environment under turnkey service

Production Planning and Control

Volumn 18, Issue 3, 2007, Pages 203-216

  Guo, R S ^a   Chiang, D M ^a   Pai, F Y ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Dispatching; Exception management; Multiple objectives; Semiconductor manufacturing; WIP management

Indexed keywords

COMPUTER SIMULATION; CUSTOMER SATISFACTION; INDUSTRIAL PLANTS; SEMICONDUCTOR DEVICE MANUFACTURE; THROUGHPUT; TIME AND MOTION STUDY;

DISPATCHING; EXCEPTION MANAGEMENT; SEMICONDUCTOR MANUFACTURING; WIP MANAGEMENT;

INDUSTRIAL MANAGEMENT;

EID: 33947652628     PISSN: 09537287     EISSN: 13665871     Source Type: Journal    
DOI: 10.1080/09537280601011019     Document Type: Article

References (41)

1. Askin, R.G. and Krisht, A.H., Optimal operation of manufacturing systems with controlled work-in-process levels. Int. J. Prod., 1994, 37(2), 1637-1653.
2. Burman, D.Y., Gurrola-Gal, F.J., Nozari, A., Sathaye, S. and Sitarik, J.P., Performance analysis techniques for IC manufacturing lines. AT&T Technical Journal, 1986, 65(4), 46-57.
3. Buzacott, J.A., The role of banks in flow-line production systems. Int. J. Prod. Res., 1971, 9(4), 425-436.
4. Chen, H., Harrison, J.M., Mandelbaum, A. and Wein, L.M., Empirical evaluation of a queueing network model for semiconductor wafer fabrication. Oper. Res., 1998, 36(2), 202.
5. Chen, H.C. and Lee, C.E., Pull systems for control and dummy wafers. Int. J. Adv. Manuf. Tech., 2003,22, 805-818.
6. Domaschke, J., Brown, S., Robinson, J. and Leibl, F., Effective implementation of cycle time reduction strategies for semiconductor back-end manufacturing, in Proceedings of the 1998 Simulation Conference, 1998.
7. Goldratt, E.M., Theory of constraints and how should it be implemented?, 1998 (North River Press: New York, NY).
8. Gross, D. and Harris, C.M., Fundamentals of Queueing Theory, 1974 (John Wiley & Sons: New York, NY).
9. Gupta, A.K. and Sivakumar, A.I., Optimisation of due-date objectives in scheduling semiconductor batch manufacturing. Int. J. Machine Tools & Manuf., 2006, 46(12-13), 1671-1679.
10. Gupta, A.K. and Sivakumar, A.I., Conjunctive simulated scheduling. Int. J. Adv. Manuf. Tech., 2005, 26, 1409-1413.
11. Hopp, W.J. and Roof, M.L., Setting WIP levels with statistical throughput control (STC) in CONWIP production lines. Int. J. Prod. Res., 1998, 36(4), 867-882.
12. Huang, C.L., Huang, Y.H., Chang, T.Y., Chang, S.H., Chung, C.H., Huang, D.T. and Li, R.J., The construction of production performance prediction system for semiconductor manufacturing with artificial neural networks. Int. J. Prod. Res., 1999, 37(6), 1387-1402.
13. Kim, J.S. and Leachman, R.C., Decomposition method application to a large scale linear programming WIP projection model. Eur. J. Oper. Res., 1994, 74, 152-160.
14. Kuo, R.J., Chi., S.C. and Kao, S.S., A decision support system for selecting convenience store location through integration of fuzzy AHP and artificial neural network. Comp. Indus., 2002, 47, 199-214.
15. Kuroda, M. and Kawada, A., Adaptive input control for job-shop type production systems with varying demands using inverse queuing network analysis. Int. J. Prod. Econ., 1995, 41, 217-225.
16. Lee, Y.H., Lee, B.K. and Jeong, B., Multi-objective production scheduling of probe process in semiconductor manufacturing. Prod. Plan. & Cont., 2000, 11(7), 660-669.
17. Lee, C.Y., Martin-Vega, L.A., Uszoy, R. and Hinchman, J., Implementation of a decision supporting for scheduling semiconductor test operations. J. Electron. Manuf., 1993, 3, 121-131.
18. Li, S., Tang, T. and Collins, D.W., Minimum inventory dispatching in semiconductor wafer fabrication. IEEE Trans. Semicon. Manuf., 1996, 9(1), 145-149.
19. Lin, Y.H. and Lee, C.E., A total standard WIP estimation method for wafer fabrication. Eur. J. Oper. Res., 2001, 131, 78-94.
20. Manzione, L.T., Plastic packaging of microelectronic devices. Technical report, AT&T Bell Laboratories, 1990.
21. Miller, D.J., Simulation of a semiconductor manufacturing line. Comm. ACM, 1990, 33(10), 99-108.
22. Montgomery, D.C., Design and Analysis of Experiments, 5th ed., 2001 (Wiley: New York, NY).
23. Nye, T.J., Jewkes, E.M. and Dilts, D.M., Optimal investment in setup reduction in manufacturing systems with WIP inventories. Eur. J. Oper. Res., 2001, 135, 128-141.
24. Pudillo, J.M., Meyersdorf, D. and Reshef, O., Incorporating manufacturing objectives into the semiconductor facility layout design process; a methodology and selected cases, in 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 1997, pp. 434-439.
25. Punniyamoorthy, M. and Ragavan, P.V., A strategic decision model for the justification of technology selection. Int. J. Adv. Manuf. Tech., 2003, 21, 72-78.
26. Robinson, J.K., Fowler, J. and Bard, J., The use of upstream and downstream information in scheduling semiconductor batch operations. Int. J. Prod. Res., 1990, 7, 1849-1870.
27. Rose, O., WIP Evaluation of a Semiconductor Factory after Bottleneck Work center Breakdown, in Proceedings of the 1998 Winter Simulation Conference, 1998, pp. 997-1003.
28. Ryan, S. and Choobineh, F.F., Total WIP and WIP mix for a CONWIP controlled job shop. IIE Trans., 2003, 35, 405-418.
29. Saaty, T.L., The Analytic Hierarchy Process, 1980 (McGraw-Hill: New York, NY).
30. Semiconductor Industry Association., National Technology Roadmap for Semiconductors, 1997, 127-129.
31. Sivakumar, A.I. and Chong, C.S., A simulation based analysis of cycle time and throughput in semiconductor backend manufacturing. Comput. Indus., 2001, 45, 59-78.
32. Tu, Y.M., Chao, Y.H., Chang, S.H. and You, H.C., Model to determine the backup capacity of a wafer foundry. Int. J. Prod. Res., 2005, 43(2), 339-359.
33. Tu, Y.M. and Li, R.L., Constraint time buffer determination model. Int. J. Prod. Res., 1998, 36(4), 1091-1130.
34. Uszoy, R., Church, I.A., Ovacik, I. and Hinchman, J., Performance evaluation of dispatching rules for semiconductor testing operations. J. Electron. Manuf., 1993, 3, 95-105.
35. Uzsoy, R., Lee, C.Y. and Martin-Vega, L.A., A review of production planning and scheduling models in the semiconductor industry. Part I; System characteristics, performance evaluation and production planning. IIE Trans., 1992, 24(4), 47-60.
36. Wein, L.M., Scheduling semiconductor wafer fabrication. IEEE Trans. Semicon. Manuf., 1988, 1(3), 115-130.
37. Wein, L.M., On the relationship between yield and cycle time in semiconductor wafer fabrication. IEEE Trans. Semicon. Manuf., 1992, 5(2), 156-158.
38. Wiendahl, H., Load-Oriented Manufacturing Control, 1995 (Springer-Verlag: Germany).
39. Yang, T., Su, C.T. and Hsu, Y.R., Systematic layout planning: A study on semiconductor wafer fabrication facilities. Int. J. Oper. Manuf. Manage., 2000, 20(11), 1360-1372.
40. Yu, C.S. and Li, C.K., A group decision making fuzzy AHP model and its application to a plant location selection problem, in IFSA World Congress and 20th NAFIPS International Conference, 2001, pp. 76-80.
41. Zahedi, F., The analytic hierarchy process - a survey of the method and its applications. Interface, 1986, 16, 96-108.