RF CMOS for microwave and MM-wave applications

2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems - Digest of Papers

Volumn 2006, Issue , 2006, Pages 259-264

  Jagannathan, Basanth ^a   Groves, Robert ^a   Goren, David ^b   Floyd, Brian ^c   Greenberg, David ^c   Wagner, Lawrence ^a   Csutak, Sebastian ^a   Lee, Sungjae ^a   Coolbaugh, Douglas ^a   Pekarik, John ^a  

^a IBM   (United States)

^b IBM HAIFA RESEARCH LAB   (Israel)

^c IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

De embedding; FET; Inductor; Microwave; MM wave; RFCMOS; Transmission line

Indexed keywords

DE-EMBEDDING; MM-WAVE; RFCMOS';

CMOS INTEGRATED CIRCUITS; ELECTRIC INDUCTORS; ELECTRIC LINES; FIELD EFFECT TRANSISTORS; PRODUCT DESIGN;

MICROWAVE DEVICES;

EID: 33847068832     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SMIC.2005.1587964     Document Type: Conference Paper

References (16)

1. J. Pekarik et al., "RFCMOS Technology from 0.25_m to 65nm: The State of the Art", Proc. Custom Integrated Circuits Conf., pp. 217 - 224, 2004.
2. B. Floyd et al., "SiGe Bipolar Transceiver Circuits Operating at 60 GHz", IEEE J Solid State Circuits, Vol. 40, pp. 156-167, 2005.
3. X. Guan et al., "A 24-GHz CMOS front-end" IEEE J. Solid-State Circuits, Vol. 39, pp. 368 - 373, 2004.
4. C. H. Doan et al., "Millimeter-wave CMOS design", IEEE J Solid-State Circuits, Vol. 40, pp. 144 - 155, 2005.
5. L. F. Tiemeijer et al., "Record RF performance of a standard 90 nm CMOS technology," IEDM Tech. Dig., pp. 441-444, 2004.
6. gate NFETs in Microprocessor SOI CMOS Technologies", To be presented at IEDM 2005.
7. J. Scholvin et al., "RF power potential of 90 nm CMOS: device options, performance, and reliability", IEDM Tech. Dig., pp. 455 - 458, 2004.
8. J. Scholvin et al., "Performance and Limitations of 65 nm CMOS for Integrated RF Power Applications", To be presented at IEDM 2005.
9. th Intl. Conf. on Micro Electro Mechanical Systems, pp. 165 - 168, 2003.
10. J. Kim et al., "Design and manufacturability aspect of SOI CMOS RFICs", Proc. Custom Integrated Circuits Conf., pp. 541 - 548, 2004.
11. D. Goren et al., "On-chip interconnect-aware design and modeling methodology based on high bandwidth transmission line devices", Proc. Design Automation Conf., pp. 724-727, 2003.
12. M. Chirala and B. Floyd, to be published.
13. B. A. Floyd et al., "V-band and W-band SiGe bipolar low-noise amplifiers and voltage-controlled oscillators," RF Integrated Circuit Symposium Dig. Papers, pp. 295-298, 2004.
14. L. F. Tiemeijer et al., "Comparison of the "pad-open- short" and "open-short-load" deembedding techniques for accurate on-wafer RF characterization of high-quality passives," IEEE Trans. Microw. Theory Tech., vol. 53, pp. 723-729, 2005.
15. Y. Tretiakov et al., "On wafer de-embedding for SiGe/BiCMOS/RFCMOS transmission line interconnect characterization", Proc. Interconnect Tech. Conf., pp. 166 - 168, 2004.
16. T. Zwick et al., "On-chip SiGe transmission line measurements and model verification up to 110 GHz", IEEE Microwave and Wireless Components Letters, Vol. 15, pp. 65 - 67, 2005.