An efficient direct mapped instruction cache for application-specific embedded systems

CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2005, Pages 45-50

  Zhang, Chuanjun ^a  

^a UNIVERSITY OF MISSOURI KANSAS CITY   (United States)

Author keywords

Efficient cache design; Instruction cache; Low power cache

Indexed keywords

ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; ENERGY UTILIZATION; MICROPROCESSOR CHIPS;

ASSOCIATIVE CACHE; EFFICIENT CACHE DESIGN; INSTRUCTION CACHE; LOW POWER CACHE;

BUFFER STORAGE;

EID: 27644515124     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1084834.1084850     Document Type: Conference Paper

References (12)

1. D.H. Albonesi, "Selective Cache Ways: On-Demand Cache Resource Allocation," Journal of Instruction Level Parallelism, May 2000.
2. D. Burger and T.M. Austin, "The SimpleScalar Tool Set, Version 2.0," Univ. of Wisconsin-Madison Computer Sciences Dept. Technical Report #1342, June 1997.
3. T. Givargis, "Improved Indexing for Cache Miss Reduction in Embedded Systems," Design Automation Conference, Anaheim CA, 2003.
4. S. Kaxiras, Z. Hu, and M. Martonosi, "Cache Decay: Exploiting General Behavior to Reduce Cache Leakage Power," International Symposium on Computer Architecture, 2001.
5. J. Peir, Y. Lee, W. Hsu, "Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology," in the Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, 1998.
6. L. Lee, B. Moyer, J. Arends, "Instruction Fetch Energy Reduction Using Loop Caches For Embedded Applications with Small Tight Loops," International Symposium on Low Power Electronics and Design, 1999.
7. C. Lee, M. Potkonjak and W. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems," International Symposium on Microarchitecture, 1997.
8. A. Malik, B. Moyer and D. Cermak, "A Low Power Unified Cache Architecture Providing Power and Performance Flexibility," International Symposium on Low Power Electronics and Design, June 2000.
9. G. Reinmann and N.P. Jouppi. CACTI2.0: An Integrated Cache Timing and Power Model, 1999. COMPAQ Western Research Lab.
10. S. Segars, "Low power design techniques for microprocessors," International Solid-State Circuits Conference Tutorial, 2001.
11. Tensilica Inc. http://www.tensilica.com/.
12. C. Zhang, F. Vahid, and W. Najjar, "A Highly-Configurable Cache Architecture for Embedded Systems," International Symposium on Computer Architecture, 2003.