Improved indexing for cache miss reduction in embedded systems

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 875-880

  Givargis, Tony ^a  

^a Irvine   (United States)

Author keywords

Cache Optimization; Design Space Exploration; Index Hashing

Indexed keywords

ALGORITHMS; BENCHMARKING; BUFFER STORAGE; HEURISTIC METHODS; MICROPROCESSOR CHIPS;

INDEX HASHING;

EMBEDDED SYSTEMS;

EID: 0043136471     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/776050.776052     Document Type: Conference Paper

References (19)

1. Technology Roadmap for Semiconductors, http://www.itrs.net.
2. C. Kozyrakis, D. Patterson. A New Direction for Computer Architecture Research, IEEE Computer, pp. 24-32, 1998.
3. F. Vahid, T. Givargis, The Case for a Configure-and-Execute Paradigm. Conference on HW/SW Codesign, 1999.
4. A. Malik, B. Moyer, D. Cermak. A Lower Power Unified Cache Architecture Providing Power and Performance Flexibility. Symposium on Low Power Electronics and Design, 2000.
5. P. Petrov, A. Orailoglu. Towards Effective Embedded Processors in Codesigns: Customizable Partitioned Caches. Workshop on HW/SW Codesign, 2001.
6. K. Suzuki, T. Arai, N. Kouhei, I. Kuroda. V830R/AV: Embedded Multimedia Superscalar RISC Processor. IEEE Micro, 1998.
7. P. Petrov, A. Orailoglu. Towards Effective Embedded Processors in Codesigns: Customizable Partitioned Caches. Workshop on Hardware/Software Codesign, 2001.
8. C. Su, A.M. Despain. Cache Design Trade-offs for Power and Performance Optimization: A Case Study. International Symposium on Low Power Electronics and Design, 1995.
9. R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, S. Dwarkadas. Memory Hierarchy Reconfiguration for Energy and Performance in GP Processor Architectures. International Symposium on Microarchitecture, 2000.
10. D.A. Patterson, J.L. Hennessy. Computer Organization and Design: The Hardware/Software Interface, Second Edition. Morgan Kaufmann, 1997.
11. P.R. Panda, H. Nakamura, N.D. Dutt, A. Nicolau. Improving Cache Performance through Tiling and Data Alignment. Workshop on Parallel Algorithms for Irregularly Structured Problems, 1997.
12. A. Vandecappelle, M. Miranda, E. Brockmeyer, F. Catthoor, D. Verkest, Global Multimedia System Design Exploration using Accurate Memory Organization Feedback. Design Automation Conference, 1999.
13. G. Rivera, C. Tseng. Compiler Optimizations for Eliminating Cache Conflict Misses. Department of Computer Science, Technical Report, UM, 1997.
14. T.L. Johnson, M.C. Merten, W.W. Hwu. Run-Time Spatial Locality Detection and Optimization. International Symposium on Microarchitecture, 1997.
15. M. Waldvogel, et al. Scalable High Speed IP Routing Lookups. ACM Special Interest Group on Data Communication, 1997.
16. S. Nilsson, G. Karlsson. Fast address lookup for Internet routers. IEEE Broadband Communications, 1998.
17. E. Gurari. An Introduction to the Theory of Computation. Ohio State University, Computer Science Press, 1989.
18. SPEC CPU 2000. http://www.spec.org.
19. D. Burger, T.M. Austin, The SimpleScalar Tool Set, Version 2.0. University of Wisconsin-Madison Computer Sciences Department Technical Report #1342, June 1997.