Exploring high bandwidth pipelined cache architecture for scaled technology

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 778-783

  Agarwal, Amit ^a   Roy, Kaushik ^a   Vijaykumar, T N ^a  

^a Purdue University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE ARCHITECTURE; DESIGN TECHNIQUE; FUTURE TECHNOLOGIES; HIGH-BANDWIDTH APPLICATION; PROCESSOR PERFORMANCE; PROPOSED ARCHITECTURES; SCALED TECHNOLOGIES; SINGLE-CLOCK-CYCLE;

ARCHITECTURE; CACHE MEMORY; CLOCKS; COMPUTER ARCHITECTURE; DESIGN; EXHIBITIONS;

BANDWIDTH;

EID: 84893749495     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253701     Document Type: Conference Paper

References (7)

1. K. Naogami, T. Sakurai et. al. A 9-ns hit-delay 32-kbyte Cache Macro for high speed RISC. IEEE Journal of Solid State Circuits, vol. 25, no. 1, February 1990
2. T. Wada and S. Rajan. An Analytical Access Time Model for On-Chip cache Memories. IEEE Journal of Solid State Circuits, Vol. 27, No 8, pages 1147-1156,August 1992
3. J.L. Hennessy and D.A. Patterson. Computer Architecture A Quantitative Approach. Morgan KaufMann, 2nd Edition
4. S.J.E. Wilson and N.P. Jouppi. An enhanced access and cycle time model for on-chip caches. Technical Report 93/5, Digital Equipment Corporation, Western Research Laboratory, July 1994
5. J.M. Rabaey. Digital Integrated Circuit. Prentice Hall, 1996
6. http://www-device.eecs.berkeley.edu/~ptm/
7. D.M. Tullsen, S.J. Eggers, and H.M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the 22th Annual International Symposium on Computer Architecture, pages 392-403, June 1995