A low-cost, 300-MHz, RISC CPU with attached media processor

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 11, 1998, Pages 1829-1837

  Santhanam, Sribalan ^a,f,g   Baum, Allen J ^a,e,h,i,j   Bertucci, David ^a,k,l,m,n   Braganza, Mike ^a   Broch, Kevin ^a   Broch, Todd ^a   Burnette, Jim ^a   Chang, Edward ^a   Chui, Kwong Tak ^a   Dobberpuhl, Dan ^a   Donahue, Paul ^a   Grodstein, Joel ^a   Kim, Insung ^a,b   Murray, Daniel ^a,c   Pearce, Mark ^a   Silveria, Amy ^a   Souydalay, Dave ^a,d   Spink, Aaron ^a   Stepanian, Robert ^a   Varadharajan, Anand ^a   Von Kaenel, Vincent R ^a,e   Wen, Ricky ^a   more..

^a HEWLETT PACKARD COMPANY   (United States)

^b NEC EL   (United States)

^c Raycer Graphics   (United States)

^d Lao Mask Design Inc   (United States)

^e IEEE

^f UNIVERSITY OF MICHIGAN   (United States)

^g Digital's Palo Alto Design Center   (United States)

^h MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

ⁱ Alpha Design Group   (United States)

^j Association of Computing Machinery

^k WAYNE STATE UNIVERSITY   (United States)

^l MICHIGAN STATE UNIVERSITY   (United States)

^m SUN MICROSYSTEMS   (United States)

ⁿ Digital Equipment   (United States)

more..

Author keywords

Cache memories; Computer architecture; Design automation software; Integrated circuit design; Logic design; Microprocessors

Indexed keywords

BUFFER STORAGE; COMPUTER SOFTWARE; DYNAMIC RANDOM ACCESS STORAGE; ELECTRIC CURRENTS; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; REDUCED INSTRUCTION SET COMPUTING;

ATTACHED MEDIA PROCESSORS (AMP); DESIGN AUTOMATION SOFTWARE;

MICROPROCESSOR CHIPS;

EID: 0032205434     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.726584     Document Type: Article

References (7)

1. ARM Architecture Reference. Cambridge, England: Advanced RISC Machines, Ltd., 1995.
2. J. Montanaro, R. Witek, K. Anne, A. Black, E. Cooper, D. Dobberpuhl, P. Donahue, J. Eno, G. Hoeppner, D. Kruckemeyer, T. Lee, P. Lin, L. Madden, D. Murray, M. Pearce, S. Santhanam, K. Snyder, R. Stephany, and S. Thierauf, "A 160 MHz, 32-b, 0.5-W CMOS RISC microprocessor," IEEE J. Solid-State Circuit, vol. 31, pp. 1703-1714, Nov. 1996.
3. T. Sikora, "MPEG digital video coding standards," in Digital Electronics Consumer Handbook. New York: McGraw-Hill, 1997.
4. R. Schāfer and T.Sikora, "Digital video coding standards and their role in video communications," Proc. IEEE, vol. 83, pp. 907-923, 1995.
5. D. Carlson, A. Jain, P. Bannon, T. Benninghoff, B. Blake-Campos, G. Bouchard, D. Brasili, R. Castelino, B. Lilly, S. Mehta, B. Miller, R. Mueller, M. Nagarajan, A. Olesin, V. Yalala, Y. Saito, A. Chen, H. Kobayashi, S. Kobayashi, S.-B. Park, G.-C. Hwang, K.-I. Kim, and S.-J. Kim, "A 667 MHz RISC microprocessor containing a 6.0 ns 64b integer multiplier," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 234-235.
6. T. Fox, "The design of high-performance microprocessors at digital," in Proc. 31st ACM/IEEE Design Automation Conf., San Diego, CA, June 1994, pp. 586-591.
7. D. Dobberpuhl, R. Witek, R. Allmon, R. Anglin, S. Britton, L. Chao, R. Conrad, D. Dever, B. Gieske, G. Hoeppner, J. Kowaleski, K. Kuchler, M. Ladd, M. Leary, L. Madden, E. McLellan, D. Meyer, J. Montanaro, D. Priore, V. Rajagopalan, S. Samudrala, and S. Santhanam, "A 200 Mhz 64b dual-issue CMOS microprocessor," IEEE J. Solid-State Circuits, vol. 27, Nov. 1992.