Fingerprinting: Bounding soft-error detection latency and bandwidth

Operating Systems Review (ACM)

Volumn 38, Issue 5, 2004, Pages 224-234

  Smolens, Jared C ^a   Gold, Brian T ^a   Jangwoo, Kim ^a   Falsafi, Babak ^a   Hoe, James C ^a   Nowatzyk, Andreas G ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Backwards error recovery (BER); Dual modular redundancy (DMR); Error detection; Soft errors

Indexed keywords

BACKWARDS ERROR RECOVERY (BER); DUAL MODULAR REDUNDANT (DMR) PROCESSORS; MICROPROCESSOR LOGIC; SOFT ERRORS;

BANDWIDTH; ELECTRONIC DOCUMENT IDENTIFICATION SYSTEMS; ERROR DETECTION; FORMAL LOGIC; MICROPROCESSOR CHIPS;

PATTERN RECOGNITION SYSTEMS;

EID: 33845420336     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1037949.1024420     Document Type: Conference Paper

References (36)

1. H. Akkary, R. Rajwar, and S. T. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 36), Dec 2003.
2. T. M. Austin. DIVA: A reliable substrate for deep submicron microarchitecture design. In Proceedings of the 32nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 32), Nov. 1999.
3. T. M. Austin and G. S. Sohi. Dynamic dependency analysis of ordinary programs. In Proceedings of the 19th Annual International Symposium on Computer Architecture, 1992.
4. D. Bossen, J. Tendler, and K. Reick. Power4 system design for high reliability. In Hot Chips - 13, August 2001.
5. D. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. Technical Report 1342, Computer Sciences Department, University of Wisconsin-Madison, June 1997.
6. E. N. Elnozahy, D. B. Johnson, and Y. M. Wang. A survey of rollback-recovery protocols in message-passing systems. Technical report, CMU-CS-96-181, Department of Computer Science, Carnegie Mellon University, Sept 1996.
7. C. Gniady and B. Falsafi. Speculative sequential consistency with little custom storage. In Proceedings of the Tenth International Conference on Parallel Architectures and Compilation Techniques, Sept. 2002.
8. M. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. Transient-fault recovery for chip multiprocessors. In Proceedings of the 30h Annual International Symposium on Computer Architecture, June 2003.
9. J. Gray and P. Shenoy. Rules of thumb in data engineering. In Proceedings of the IEEE International Conference on Data Engineering, Feb 2000.
10. M. Hall, J. Mellor-Crummey, A. Carle, and R. Rodriguez. Fiat: a framework for interprocedural analysis and transformation. In Proceedings of the Sixth Annual Workshop on Compilers for Parallel Processing, Aug 1993.
11. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 3rd edition, 2002.
12. T. Juhnke and H. Klar. Calculation of the soft error rate of submicron cmos logic circuits. IEEE Journal of Solid State Circuits, 30(7):830-834, July 1995.
13. G. A. Kanawati, N. A. Kanawati, and J. A. Abraham. FERRARI: a tool for the valiadation of system dependability properties. In Proceedings of the 22nd International Symposium on Fault Tolerant Computing, 1992.
14. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, Feb. 2002.
15. D. McEvoy. The architecture of tandem's nonstop system. In ACM/CSC-ER, 1981.
16. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. Detailed design and evaluation of redundant multi-threading alternatives. In Proceedings of the 29th Annual International Symposium on Computer Architecture, May 2002.
17. S. S. Mukherjee, C. T. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 36), Dec 2003.
18. M. Prvulovic, Z. Zhang, and J. Torrellas. ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors. In Proceedings of the 29th Annual International Symposium on Computer Architecture, June 2002.
19. S. K. Reinhardt and S. S. Mukherjee. Transient fault detection via simultaneous multithreading. In Proceedings of the 17th Annual International Symposium on Computer Architecture, June 2000.
20. E. Rotenberg. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In Proceedings of the 29th International Symposium on Fault-Tolerant Computing Systems, June 1999.
21. L. Sherman. Stratus continuous processing technology - the smarter approach to uptime. Technical report, Stratus Technologies, 2003.
22. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
23. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. Modeling the effect of technology trends on soft error rate of combinational logic. In International Conference on Depdendable Systems and Networks, June 2002.
24. D. P. Sieworek and R. S. S. (Eds.). Reliable Computer Systems: Design and Evaluation. A K Peters, 3rd edition, 1998.
25. T. J. Slegal and et al. IBM's S/390 G5 microprocessor design. IEEE Micro, 19(2):12 - 23, March - April 1999.
26. E. Sogomonyan, A. Morosov, M. Gossel, A. Singh, and J. Rzeha. Early error detection in systems-on-chip for fault-tolerance and at-speed debugging. In Proceedings of the 19th VLSI Test Symposium, May 2001.
27. D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A. Wood. SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery. In Proceedings of the 29th Annual International Symposium on Computer Architecture, June 2002.
28. Standard Performance Evaluation Corporation. SPECweb99 benchmark. http://www.specbench.org/osg/web99/.
29. R. Strom and S. Yemini. Optimistic recovery in distributed systems. ACM Transactions on Computer Systems, 3(3):204-226, August 1985.
30. The Transaction Processing Performance Council. TPC Benchmark C: Standard specification. http://www.tpc.org/tpcc/spec/tpcc.current.pdf, Dec 2003.
31. K. S. Trivedi. Probability and Statistics with Reliability, Queuing, and Computer Science Applications. John Wiley and Sons, 2nd edition, 2001.
32. T. N. Vijaykumar, I. Pomeranz, and K. Cheng. Transient fault recovery using simultaneous multithreading. In Proceedings of the 29th Annual International Symposium on Computer Architecture, May 2002.
33. N. Wang and S. Patel. Modeling the effect of transient errors on high performance microprocessors. In Center for Circuits, Systems, and Software (C2S2), 2nd Annual Review, March 2003.
34. K. Wilken and J. P. Shen. Continuous signature monitoring: Low-cost concurrent dectection of processor control errors. IEEE Transactions on Computer-Aided Design, 9(6):629-641, June 1990.
35. J. K. Wolf, A. M. Michelson, and A. H. Levesque. On the probability of undetected error for linear block codes. IEEE Transactions on Communications, 30(2), Feb 1982.
36. J. F. Zeigler, H. P. Muhlfeld, C. J. Montrose, H. W. Curtis, T. J. O'Gorman, and J. M. Ross. Accelerated testing for cosmic soft-error rate. IBM Journal of ^Research and Development, 40(1), 1996.