Power-composition profile driven Co-synthesis with power management selection for dynamic and leakage energy reduction

Proceedings - DSD'2005: 8th Euromicro Conference on Digital System Design - Architectures, Methods and Tools

Volumn 2005, Issue , 2005, Pages 34-40

  Wu, Dong ^a   Al Hashimi, Bashir M ^a   Schmitz, Marcus T ^a   Eles, Petru ^b  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

^b LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POTENTIAL; ENERGY CONSERVATION; ENERGY DISSIPATION; GRAPH THEORY; LEAKAGE CURRENTS;

IMPLEMENTATION COST; LEAKAGE ENERGY REDUCTION; POWER COMPOSITION PROFILE; POWER MANAGEMENT;

ENERGY MANAGEMENT;

EID: 33845331722     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2005.62     Document Type: Conference Paper

References (18)

1. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in Proceedings International Symposium on Low Power Electronics and Design, 1998, pp. 197-202.
2. M. T. Schmitz and B. M. Al-Hashimi, "Considering power variations of DVS processing elements for energy minimisation in distributed systems," in Proceedings International Symposium on System Synthesis, 2001, pp. 250-5.
3. 2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme," IEEE Journal of Solid-State Circuits, vol. 31, no. 11, 1996, pp. 1770-9.
4. M. Miyazaki, G. Ono, and K. Ishibashi, "A 1.2-GIPS/W microprocessor using speed-adaptive threshold-voltage CMOS with forward bias," IEEE Journal of Solid-State Circuits, vol. 37, no. 2, 2002, pp. 210-17.
5. S. M. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proceedings International Conference on Computer Aided Design, 2002, pp. 721-5.
6. S. Borkar, "Design challenges of technology scaling," in Proceedings IEEE Micro, 1999, pp. 23-29.
7. TH scaling scheme for active leakage power reduction," in Proceedings Design, Automation and Test in Europe, 2002, pp. 163-7.
8. D. Duarte, N. Vijaykrishnan, M. J. Irwin, H.-S. Kim, and G. McFarland, "Impact of scaling on the effectiveness of dynamic power reduction schemes," in Proceedings IEEE International Conference on Computer Design, 2002, pp. 382-7.
9. J. T. Kao, M. Miyazaki, and A. P. Chandrakasan, "A 175-MV multiply-accumulate unit using an adaptive supply voltage and body bias architecture," IEEE Journal of Solid-State Circuits, vol. 37, no. 11, 2002, pp. 1545-54.
10. L. Yan, J. Luo, and N. K. Jha, "Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems," in Proceedings International Conference on Computer Aided Design, 2003, pp. 30-37.
11. A. Andrei, M. T. Schmitz, P. Eles, Z. Peng, and B. M. Al-Hashimi, "Overhead-conscious voltage selection for dynamic and leakage energy rduction of time-constrained systems," in Proceedings Design, Automation and Test in Europe, 2004, pp. 518-523.
12. T. D. Burd and R. W. Brodersen, Energy efficient microprocessor design, Kluwer academic publishers, 2002.
13. D. Duarte, Y.-F. Tsai, N. Vijaykrishnan, and M. J. Irwin, "Evaluating run-time techniques for leakage power reduction," in Proceedings 15th International Conference on VLSI Design, 2002, pp. 31-8.
14. V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: a first step towards software power minimization," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, 1994, pp. 437-45.
15. M. T. Schmitz, B. M. Al Hashimi, and P. Eles, System-level design techniques for energy-efficient embedded systems, Kluwer Academic Publishers, 2004.
16. P. Eles, A. Doboli, P. Pop, and Z. Peng, "Scheduling with bus access optimization for distributed embedded systems," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 5, 2000, pp. 472-91.
17. R. P. Dick and N. K. Jha, "MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 17, no. 10, 1998, pp. 920-35.
18. "GSM 06.10," http://kbs.cs.tu-berlin.de/~jutta/toast.html.